81 lines
2.4 KiB
Text
81 lines
2.4 KiB
Text
|
&soc {
|
||
|
|
gfx_iommu: qcom,iommu@1f00000 {
|
||
|
|
status = "okay";
|
||
|
|
compatible = "qcom,qsmmu-v500";
|
||
|
|
reg = <0x1f00000 0x10000>,
|
||
|
|
<0x1ee2000 0x20>;
|
||
|
|
reg-names = "base", "tcu-base";
|
||
|
|
#iommu-cells = <1>;
|
||
|
|
qcom,tz-device-id = "GPU";
|
||
|
|
qcom,skip-init;
|
||
|
|
qcom,disable-atos;
|
||
|
|
qcom,dynamic;
|
||
|
|
qcom,use-3-lvl-tables;
|
||
|
|
#global-interrupts = <0>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 71 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&gcc GCC_SMMU_CFG_CLK>,
|
||
|
|
<&gcc GCC_GFX_TCU_CLK>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
};
|
||
|
|
|
||
|
|
apps_smmu: qcom,iommu@1e00000 {
|
||
|
|
status = "okay";
|
||
|
|
compatible = "qcom,qsmmu-v500";
|
||
|
|
reg = <0x1e00000 0x40000>,
|
||
|
|
<0x1ee2000 0x20>;
|
||
|
|
reg-names = "base", "tcu-base";
|
||
|
|
#iommu-cells = <2>;
|
||
|
|
qcom,tz-device-id = "APPS";
|
||
|
|
qcom,skip-init;
|
||
|
|
qcom,disable-atos;
|
||
|
|
qcom,enable-static-cb;
|
||
|
|
qcom,use-3-lvl-tables;
|
||
|
|
#global-interrupts = <0>;
|
||
|
|
#size-cells = <1>;
|
||
|
|
#address-cells = <1>;
|
||
|
|
ranges;
|
||
|
|
interrupts = <GIC_SPI 247 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 248 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 249 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 250 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 251 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 252 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 253 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 254 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 255 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 102 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
|
||
|
|
<GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
|
||
|
|
clocks = <&gcc GCC_SMMU_CFG_CLK>,
|
||
|
|
<&gcc GCC_APSS_TCU_CLK>;
|
||
|
|
clock-names = "iface_clk", "core_clk";
|
||
|
|
};
|
||
|
|
};
|
||
|
|
|