253 lines
8.8 KiB
C
253 lines
8.8 KiB
C
|
/* SPDX-License-Identifier: GPL-2.0 */
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
|
||
|
|
* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SM8150_H
|
||
|
|
#define _DT_BINDINGS_CLK_QCOM_GCC_SM8150_H
|
||
|
|
|
||
|
|
/* GCC clocks */
|
||
|
|
#define GPLL0 0
|
||
|
|
#define GPLL0_OUT_EVEN 1
|
||
|
|
#define GPLL4 2
|
||
|
|
#define GPLL7 3
|
||
|
|
#define GPLL9 4
|
||
|
|
#define GCC_AGGRE_NOC_PCIE_TBU_CLK 5
|
||
|
|
#define GCC_AGGRE_UFS_CARD_AXI_CLK 6
|
||
|
|
#define GCC_AGGRE_UFS_CARD_AXI_HW_CTL_CLK 7
|
||
|
|
#define GCC_AGGRE_UFS_PHY_AXI_CLK 8
|
||
|
|
#define GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK 9
|
||
|
|
#define GCC_AGGRE_USB3_PRIM_AXI_CLK 10
|
||
|
|
#define GCC_AGGRE_USB3_SEC_AXI_CLK 11
|
||
|
|
#define GCC_BOOT_ROM_AHB_CLK 12
|
||
|
|
#define GCC_CAMERA_AHB_CLK 13
|
||
|
|
#define GCC_CAMERA_HF_AXI_CLK 14
|
||
|
|
#define GCC_CAMERA_SF_AXI_CLK 15
|
||
|
|
#define GCC_CAMERA_XO_CLK 16
|
||
|
|
#define GCC_CFG_NOC_USB3_PRIM_AXI_CLK 17
|
||
|
|
#define GCC_CFG_NOC_USB3_SEC_AXI_CLK 18
|
||
|
|
#define GCC_CPUSS_AHB_CLK 19
|
||
|
|
#define GCC_CPUSS_AHB_CLK_SRC 20
|
||
|
|
#define GCC_CPUSS_DVM_BUS_CLK 21
|
||
|
|
#define GCC_CPUSS_GNOC_CLK 22
|
||
|
|
#define GCC_CPUSS_RBCPR_CLK 23
|
||
|
|
#define GCC_DDRSS_GPU_AXI_CLK 24
|
||
|
|
#define GCC_DISP_AHB_CLK 25
|
||
|
|
#define GCC_DISP_HF_AXI_CLK 26
|
||
|
|
#define GCC_DISP_SF_AXI_CLK 27
|
||
|
|
#define GCC_DISP_XO_CLK 28
|
||
|
|
#define GCC_EMAC_AXI_CLK 29
|
||
|
|
#define GCC_EMAC_PTP_CLK 30
|
||
|
|
#define GCC_EMAC_PTP_CLK_SRC 31
|
||
|
|
#define GCC_EMAC_RGMII_CLK 32
|
||
|
|
#define GCC_EMAC_RGMII_CLK_SRC 33
|
||
|
|
#define GCC_EMAC_SLV_AHB_CLK 34
|
||
|
|
#define GCC_GP1_CLK 35
|
||
|
|
#define GCC_GP1_CLK_SRC 36
|
||
|
|
#define GCC_GP2_CLK 37
|
||
|
|
#define GCC_GP2_CLK_SRC 38
|
||
|
|
#define GCC_GP3_CLK 39
|
||
|
|
#define GCC_GP3_CLK_SRC 40
|
||
|
|
#define GCC_GPU_CFG_AHB_CLK 41
|
||
|
|
#define GCC_GPU_GPLL0_CLK_SRC 42
|
||
|
|
#define GCC_GPU_GPLL0_DIV_CLK_SRC 43
|
||
|
|
#define GCC_GPU_IREF_CLK 44
|
||
|
|
#define GCC_GPU_MEMNOC_GFX_CLK 45
|
||
|
|
#define GCC_GPU_SNOC_DVM_GFX_CLK 46
|
||
|
|
#define GCC_NPU_AT_CLK 47
|
||
|
|
#define GCC_NPU_AXI_CLK 48
|
||
|
|
#define GCC_NPU_CFG_AHB_CLK 49
|
||
|
|
#define GCC_NPU_GPLL0_CLK_SRC 50
|
||
|
|
#define GCC_NPU_GPLL0_DIV_CLK_SRC 51
|
||
|
|
#define GCC_NPU_TRIG_CLK 52
|
||
|
|
#define GCC_PCIE0_PHY_REFGEN_CLK 53
|
||
|
|
#define GCC_PCIE1_PHY_REFGEN_CLK 54
|
||
|
|
#define GCC_PCIE_0_AUX_CLK 55
|
||
|
|
#define GCC_PCIE_0_AUX_CLK_SRC 56
|
||
|
|
#define GCC_PCIE_0_CFG_AHB_CLK 57
|
||
|
|
#define GCC_PCIE_0_CLKREF_CLK 58
|
||
|
|
#define GCC_PCIE_0_MSTR_AXI_CLK 59
|
||
|
|
#define GCC_PCIE_0_PIPE_CLK 60
|
||
|
|
#define GCC_PCIE_0_SLV_AXI_CLK 61
|
||
|
|
#define GCC_PCIE_0_SLV_Q2A_AXI_CLK 62
|
||
|
|
#define GCC_PCIE_1_AUX_CLK 63
|
||
|
|
#define GCC_PCIE_1_AUX_CLK_SRC 64
|
||
|
|
#define GCC_PCIE_1_CFG_AHB_CLK 65
|
||
|
|
#define GCC_PCIE_1_CLKREF_CLK 66
|
||
|
|
#define GCC_PCIE_1_MSTR_AXI_CLK 67
|
||
|
|
#define GCC_PCIE_1_PIPE_CLK 68
|
||
|
|
#define GCC_PCIE_1_SLV_AXI_CLK 69
|
||
|
|
#define GCC_PCIE_1_SLV_Q2A_AXI_CLK 70
|
||
|
|
#define GCC_PCIE_PHY_AUX_CLK 71
|
||
|
|
#define GCC_PCIE_PHY_REFGEN_CLK_SRC 72
|
||
|
|
#define GCC_PDM2_CLK 73
|
||
|
|
#define GCC_PDM2_CLK_SRC 74
|
||
|
|
#define GCC_PDM_AHB_CLK 75
|
||
|
|
#define GCC_PDM_XO4_CLK 76
|
||
|
|
#define GCC_PRNG_AHB_CLK 77
|
||
|
|
#define GCC_QMIP_CAMERA_NRT_AHB_CLK 78
|
||
|
|
#define GCC_QMIP_CAMERA_RT_AHB_CLK 79
|
||
|
|
#define GCC_QMIP_DISP_AHB_CLK 80
|
||
|
|
#define GCC_QMIP_VIDEO_CVP_AHB_CLK 81
|
||
|
|
#define GCC_QMIP_VIDEO_VCODEC_AHB_CLK 82
|
||
|
|
#define GCC_QSPI_CNOC_PERIPH_AHB_CLK 83
|
||
|
|
#define GCC_QSPI_CORE_CLK 84
|
||
|
|
#define GCC_QSPI_CORE_CLK_SRC 85
|
||
|
|
#define GCC_QUPV3_WRAP0_S0_CLK 86
|
||
|
|
#define GCC_QUPV3_WRAP0_S0_CLK_SRC 87
|
||
|
|
#define GCC_QUPV3_WRAP0_S1_CLK 88
|
||
|
|
#define GCC_QUPV3_WRAP0_S1_CLK_SRC 89
|
||
|
|
#define GCC_QUPV3_WRAP0_S2_CLK 90
|
||
|
|
#define GCC_QUPV3_WRAP0_S2_CLK_SRC 91
|
||
|
|
#define GCC_QUPV3_WRAP0_S3_CLK 92
|
||
|
|
#define GCC_QUPV3_WRAP0_S3_CLK_SRC 93
|
||
|
|
#define GCC_QUPV3_WRAP0_S4_CLK 94
|
||
|
|
#define GCC_QUPV3_WRAP0_S4_CLK_SRC 95
|
||
|
|
#define GCC_QUPV3_WRAP0_S5_CLK 96
|
||
|
|
#define GCC_QUPV3_WRAP0_S5_CLK_SRC 97
|
||
|
|
#define GCC_QUPV3_WRAP0_S6_CLK 98
|
||
|
|
#define GCC_QUPV3_WRAP0_S6_CLK_SRC 99
|
||
|
|
#define GCC_QUPV3_WRAP0_S7_CLK 100
|
||
|
|
#define GCC_QUPV3_WRAP0_S7_CLK_SRC 101
|
||
|
|
#define GCC_QUPV3_WRAP1_S0_CLK 102
|
||
|
|
#define GCC_QUPV3_WRAP1_S0_CLK_SRC 103
|
||
|
|
#define GCC_QUPV3_WRAP1_S1_CLK 104
|
||
|
|
#define GCC_QUPV3_WRAP1_S1_CLK_SRC 105
|
||
|
|
#define GCC_QUPV3_WRAP1_S2_CLK 106
|
||
|
|
#define GCC_QUPV3_WRAP1_S2_CLK_SRC 107
|
||
|
|
#define GCC_QUPV3_WRAP1_S3_CLK 108
|
||
|
|
#define GCC_QUPV3_WRAP1_S3_CLK_SRC 109
|
||
|
|
#define GCC_QUPV3_WRAP1_S4_CLK 110
|
||
|
|
#define GCC_QUPV3_WRAP1_S4_CLK_SRC 111
|
||
|
|
#define GCC_QUPV3_WRAP1_S5_CLK 112
|
||
|
|
#define GCC_QUPV3_WRAP1_S5_CLK_SRC 113
|
||
|
|
#define GCC_QUPV3_WRAP2_S0_CLK 114
|
||
|
|
#define GCC_QUPV3_WRAP2_S0_CLK_SRC 115
|
||
|
|
#define GCC_QUPV3_WRAP2_S1_CLK 116
|
||
|
|
#define GCC_QUPV3_WRAP2_S1_CLK_SRC 117
|
||
|
|
#define GCC_QUPV3_WRAP2_S2_CLK 118
|
||
|
|
#define GCC_QUPV3_WRAP2_S2_CLK_SRC 119
|
||
|
|
#define GCC_QUPV3_WRAP2_S3_CLK 120
|
||
|
|
#define GCC_QUPV3_WRAP2_S3_CLK_SRC 121
|
||
|
|
#define GCC_QUPV3_WRAP2_S4_CLK 122
|
||
|
|
#define GCC_QUPV3_WRAP2_S4_CLK_SRC 123
|
||
|
|
#define GCC_QUPV3_WRAP2_S5_CLK 124
|
||
|
|
#define GCC_QUPV3_WRAP2_S5_CLK_SRC 125
|
||
|
|
#define GCC_QUPV3_WRAP_0_M_AHB_CLK 126
|
||
|
|
#define GCC_QUPV3_WRAP_0_S_AHB_CLK 127
|
||
|
|
#define GCC_QUPV3_WRAP_1_M_AHB_CLK 128
|
||
|
|
#define GCC_QUPV3_WRAP_1_S_AHB_CLK 129
|
||
|
|
#define GCC_QUPV3_WRAP_2_M_AHB_CLK 130
|
||
|
|
#define GCC_QUPV3_WRAP_2_S_AHB_CLK 131
|
||
|
|
#define GCC_SDCC2_AHB_CLK 132
|
||
|
|
#define GCC_SDCC2_APPS_CLK 133
|
||
|
|
#define GCC_SDCC2_APPS_CLK_SRC 134
|
||
|
|
#define GCC_SDCC4_AHB_CLK 135
|
||
|
|
#define GCC_SDCC4_APPS_CLK 136
|
||
|
|
#define GCC_SDCC4_APPS_CLK_SRC 137
|
||
|
|
#define GCC_SYS_NOC_CPUSS_AHB_CLK 138
|
||
|
|
#define GCC_TSIF_AHB_CLK 139
|
||
|
|
#define GCC_TSIF_INACTIVITY_TIMERS_CLK 140
|
||
|
|
#define GCC_TSIF_REF_CLK 141
|
||
|
|
#define GCC_TSIF_REF_CLK_SRC 142
|
||
|
|
#define GCC_UFS_CARD_AHB_CLK 143
|
||
|
|
#define GCC_UFS_CARD_AXI_CLK 144
|
||
|
|
#define GCC_UFS_CARD_AXI_CLK_SRC 145
|
||
|
|
#define GCC_UFS_CARD_AXI_HW_CTL_CLK 146
|
||
|
|
#define GCC_UFS_CARD_CLKREF_CLK 147
|
||
|
|
#define GCC_UFS_CARD_ICE_CORE_CLK 148
|
||
|
|
#define GCC_UFS_CARD_ICE_CORE_CLK_SRC 149
|
||
|
|
#define GCC_UFS_CARD_ICE_CORE_HW_CTL_CLK 150
|
||
|
|
#define GCC_UFS_CARD_PHY_AUX_CLK 151
|
||
|
|
#define GCC_UFS_CARD_PHY_AUX_CLK_SRC 152
|
||
|
|
#define GCC_UFS_CARD_PHY_AUX_HW_CTL_CLK 153
|
||
|
|
#define GCC_UFS_CARD_RX_SYMBOL_0_CLK 154
|
||
|
|
#define GCC_UFS_CARD_RX_SYMBOL_1_CLK 155
|
||
|
|
#define GCC_UFS_CARD_TX_SYMBOL_0_CLK 156
|
||
|
|
#define GCC_UFS_CARD_UNIPRO_CORE_CLK 157
|
||
|
|
#define GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC 158
|
||
|
|
#define GCC_UFS_CARD_UNIPRO_CORE_HW_CTL_CLK 159
|
||
|
|
#define GCC_UFS_MEM_CLKREF_CLK 160
|
||
|
|
#define GCC_UFS_PHY_AHB_CLK 161
|
||
|
|
#define GCC_UFS_PHY_AXI_CLK 162
|
||
|
|
#define GCC_UFS_PHY_AXI_CLK_SRC 163
|
||
|
|
#define GCC_UFS_PHY_AXI_HW_CTL_CLK 164
|
||
|
|
#define GCC_UFS_PHY_ICE_CORE_CLK 165
|
||
|
|
#define GCC_UFS_PHY_ICE_CORE_CLK_SRC 166
|
||
|
|
#define GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK 167
|
||
|
|
#define GCC_UFS_PHY_PHY_AUX_CLK 168
|
||
|
|
#define GCC_UFS_PHY_PHY_AUX_CLK_SRC 169
|
||
|
|
#define GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK 170
|
||
|
|
#define GCC_UFS_PHY_RX_SYMBOL_0_CLK 171
|
||
|
|
#define GCC_UFS_PHY_RX_SYMBOL_1_CLK 172
|
||
|
|
#define GCC_UFS_PHY_TX_SYMBOL_0_CLK 173
|
||
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_CLK 174
|
||
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC 175
|
||
|
|
#define GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK 176
|
||
|
|
#define GCC_USB30_PRIM_MASTER_CLK 177
|
||
|
|
#define GCC_USB30_PRIM_MASTER_CLK_SRC 178
|
||
|
|
#define GCC_USB30_PRIM_MOCK_UTMI_CLK 179
|
||
|
|
#define GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC 180
|
||
|
|
#define GCC_USB30_PRIM_SLEEP_CLK 181
|
||
|
|
#define GCC_USB30_SEC_MASTER_CLK 182
|
||
|
|
#define GCC_USB30_SEC_MASTER_CLK_SRC 183
|
||
|
|
#define GCC_USB30_SEC_MOCK_UTMI_CLK 184
|
||
|
|
#define GCC_USB30_SEC_MOCK_UTMI_CLK_SRC 185
|
||
|
|
#define GCC_USB30_SEC_SLEEP_CLK 186
|
||
|
|
#define GCC_USB3_PRIM_CLKREF_CLK 187
|
||
|
|
#define GCC_USB3_PRIM_PHY_AUX_CLK 188
|
||
|
|
#define GCC_USB3_PRIM_PHY_AUX_CLK_SRC 189
|
||
|
|
#define GCC_USB3_PRIM_PHY_COM_AUX_CLK 190
|
||
|
|
#define GCC_USB3_PRIM_PHY_PIPE_CLK 191
|
||
|
|
#define GCC_USB3_SEC_CLKREF_CLK 192
|
||
|
|
#define GCC_USB3_SEC_PHY_AUX_CLK 193
|
||
|
|
#define GCC_USB3_SEC_PHY_AUX_CLK_SRC 194
|
||
|
|
#define GCC_USB3_SEC_PHY_COM_AUX_CLK 195
|
||
|
|
#define GCC_USB3_SEC_PHY_PIPE_CLK 196
|
||
|
|
#define GCC_VIDEO_AHB_CLK 197
|
||
|
|
#define GCC_VIDEO_AXI0_CLK 198
|
||
|
|
#define GCC_VIDEO_AXI1_CLK 199
|
||
|
|
#define GCC_VIDEO_AXIC_CLK 200
|
||
|
|
#define GCC_VIDEO_XO_CLK 201
|
||
|
|
|
||
|
|
/* Reset clocks */
|
||
|
|
#define GCC_EMAC_BCR 0
|
||
|
|
#define GCC_GPU_BCR 1
|
||
|
|
#define GCC_MMSS_BCR 2
|
||
|
|
#define GCC_NPU_BCR 3
|
||
|
|
#define GCC_PCIE_0_BCR 4
|
||
|
|
#define GCC_PCIE_0_PHY_BCR 5
|
||
|
|
#define GCC_PCIE_1_BCR 6
|
||
|
|
#define GCC_PCIE_1_PHY_BCR 7
|
||
|
|
#define GCC_PCIE_PHY_BCR 8
|
||
|
|
#define GCC_PDM_BCR 9
|
||
|
|
#define GCC_PRNG_BCR 10
|
||
|
|
#define GCC_QSPI_BCR 11
|
||
|
|
#define GCC_QUPV3_WRAPPER_0_BCR 12
|
||
|
|
#define GCC_QUPV3_WRAPPER_1_BCR 13
|
||
|
|
#define GCC_QUPV3_WRAPPER_2_BCR 14
|
||
|
|
#define GCC_QUSB2PHY_PRIM_BCR 15
|
||
|
|
#define GCC_QUSB2PHY_SEC_BCR 16
|
||
|
|
#define GCC_USB3_PHY_PRIM_BCR 17
|
||
|
|
#define GCC_USB3_DP_PHY_PRIM_BCR 18
|
||
|
|
#define GCC_USB3_PHY_SEC_BCR 19
|
||
|
|
#define GCC_USB3PHY_PHY_SEC_BCR 20
|
||
|
|
#define GCC_SDCC2_BCR 21
|
||
|
|
#define GCC_SDCC4_BCR 22
|
||
|
|
#define GCC_TSIF_BCR 23
|
||
|
|
#define GCC_UFS_CARD_BCR 24
|
||
|
|
#define GCC_UFS_PHY_BCR 25
|
||
|
|
#define GCC_USB30_PRIM_BCR 26
|
||
|
|
#define GCC_USB30_SEC_BCR 27
|
||
|
|
#define GCC_USB_PHY_CFG_AHB2PHY_BCR 28
|
||
|
|
#define GCC_VIDEO_AXIC_CLK_BCR 29
|
||
|
|
#define GCC_VIDEO_AXI0_CLK_BCR 30
|
||
|
|
#define GCC_VIDEO_AXI1_CLK_BCR 31
|
||
|
|
|
||
|
|
/* GCC GDSCRs */
|
||
|
|
#define USB30_PRIM_GDSC 4
|
||
|
|
#define USB30_SEC_GDSC 5
|
||
|
|
|
||
|
|
#endif
|