34 lines
1.2 KiB
Text
34 lines
1.2 KiB
Text
|
Qualcomm Technologies, Inc. Monaco_auto Network-On-Chip interconnect driver binding
|
||
|
|
------------------------------------------------------------------------------
|
||
|
|
Monaco_auto interconnect providers support system bandwidth requirements through
|
||
|
|
RPMh hardware accelerators known as Bus Clock Manager (BCM). The provider is
|
||
|
|
able to communicate with the BCM through the Resource State Coordinator (RSC)
|
||
|
|
associated with each execution environment. Provider nodes must point to at
|
||
|
|
least one RPMh device child node pertaining to their RSC and each provider
|
||
|
|
can map to multiple RPMh resources.
|
||
|
|
|
||
|
|
Required properties :
|
||
|
|
- compatible : shall contain only one of the following:
|
||
|
|
"qcom,monaco_auto-aggre1_noc";
|
||
|
|
"qcom,monaco_auto-aggre2_noc";
|
||
|
|
"qcom,monaco_auto-clk_virt";
|
||
|
|
"qcom,monaco_auto-config_noc";
|
||
|
|
"qcom,monaco_auto-lpass_ag_noc";
|
||
|
|
"qcom,monaco_auto-dc_noc";
|
||
|
|
"qcom,monaco_auto-gem_noc";
|
||
|
|
"qcom,monaco_auto-nspa_noc";
|
||
|
|
"qcom,monaco_auto-mc_virt";
|
||
|
|
"qcom,monaco_auto-gpdsp_anoc";
|
||
|
|
"qcom,monaco_auto-mmss_noc";
|
||
|
|
"qcom,monaco_auto-pcie_anoc";
|
||
|
|
"qcom,monaco_auto-system_noc";
|
||
|
|
|
||
|
|
- #interconnect-cells : should contain 1
|
||
|
|
|
||
|
|
Examples:
|
||
|
|
|
||
|
|
aggre1_noc: interconnect@16c0000 {
|
||
|
|
"qcom,monaco_auto-aggre1_noc";
|
||
|
|
interconnect-cells = <1>;
|
||
|
|
};
|