Rtwo/kernel/motorola/sm8550-devicetrees/qcom/kalama-eva.dtsi

111 lines
2.9 KiB
Text
Raw Normal View History

2025-09-30 20:22:48 -04:00
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/soc/qcom,ipcc.h>
#include <dt-bindings/interconnect/qcom,kalama.h>
#include <dt-bindings/clock/qcom,videocc-kalama.h>
&soc {
msm_cvp: qcom,cvp@ab00000 {
compatible = "qcom,msm-cvp", "qcom,kalama-cvp";
status = "ok";
reg = <0xab00000 0x100000>;
interrupts = <GIC_SPI 234 IRQ_TYPE_LEVEL_HIGH>,<GIC_SPI 235 IRQ_TYPE_LEVEL_HIGH>;
/* LLCC Cache */
cache-slice-names = "cvp";
/* Supply */
cvp-supply = <&video_cc_mvs1c_gdsc>;
cvp-core-supply = <&video_cc_mvs1_gdsc>;
/* Clocks */
clock-names = "gcc_video_axi1", "cvp_clk", "core_clk",
"video_cc_mvs1_clk_src";
clock-ids = <GCC_VIDEO_AXI1_CLK VIDEO_CC_MVS1C_CLK
VIDEO_CC_MVS1_CLK VIDEO_CC_MVS1_CLK_SRC>;
clocks = <&gcc GCC_VIDEO_AXI1_CLK>,
<&videocc VIDEO_CC_MVS1C_CLK>,
<&videocc VIDEO_CC_MVS1_CLK>,
<&videocc VIDEO_CC_MVS1_CLK_SRC>;
qcom,proxy-clock-names = "gcc_video_axi1",
"cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
qcom,clock-configs = <0x0 0x0 0x0 0x1>;
qcom,allowed-clock-rates = <350000000 450000000 500000000 550000000>;
resets = <&gcc GCC_VIDEO_AXI1_CLK_ARES>,
<&videocc VIDEO_CC_MVS1C_CLK_ARES>;
reset-names = "cvp_axi_reset", "cvp_core_reset";
reset-power-status = <0x2 0x2>;
qcom,reg-presets = <0xB0088 0x0>;
qcom,ipcc-reg = <0x400000 0x100000>;
qcom,gcc-reg = <0x110000 0x40000>;
pas-id = <26>;
memory-region = <&cvp_mem>;
/* CVP Firmware ELF image name */
cvp,firmware-name = "evass";
/* Buses */
cvp_cnoc {
compatible = "qcom,msm-cvp,bus";
label = "cvp-cnoc";
qcom,bus-master = <MASTER_APPSS_PROC>;
qcom,bus-slave = <SLAVE_VENUS_CFG>;
qcom,bus-governor = "performance";
qcom,bus-range-kbps = <1000 1000>;
};
cvp_bus_ddr {
compatible = "qcom,msm-cvp,bus";
label = "cvp-ddr";
qcom,bus-master = <MASTER_VIDEO_PROC>;
qcom,bus-slave = <SLAVE_EBI1>;
qcom,bus-governor = "performance";
qcom,bus-range-kbps = <1000 6533000>;
};
/* MMUs */
cvp_non_secure_cb {
compatible = "qcom,msm-cvp,context-bank";
label = "cvp_hlos";
iommus =
<&apps_smmu 0x1920 0x0000>;
buffer-types = <0xfff>;
dma-coherent;
qcom,iommu-faults = "non-fatal";
qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
};
cvp_secure_nonpixel_cb {
compatible = "qcom,msm-cvp,context-bank";
label = "cvp_sec_nonpixel";
iommus =
<&apps_smmu 0x1924 0x0000>;
buffer-types = <0x741>;
qcom,iommu-faults = "non-fatal";
qcom,iommu-dma-addr-pool = <0x01000000 0x25800000>;
qcom,iommu-vmid = <0xB>;
};
cvp_secure_pixel_cb {
compatible = "qcom,msm-cvp,context-bank";
label = "cvp_sec_pixel";
iommus =
<&apps_smmu 0x1923 0x0000>;
buffer-types = <0x106>;
qcom,iommu-faults = "non-fatal";
qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
qcom,iommu-vmid = <0xA>;
};
/* Memory Heaps */
qcom,msm-cvp,mem_cdsp {
compatible = "qcom,msm-cvp,mem-cdsp";
memory-region = <&cdsp_eva_mem>;
};
};
};