PizzaG/Rtwo
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
Rtwo/kernel/motorola/sm8550/drivers/clk/qcom/lpassaudiocc-khaje.c

1167 lines
34 KiB
C
Raw Normal View History

initial android 16 commit
2025-09-30 20:22:48 -04:00
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2025, Qualcomm Innovation Center, Inc. All rights reserved.
*/
#include <linux/clk-provider.h>
#include <linux/mod_devicetable.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>
#include <linux/pm_runtime.h>
#include <linux/pm_clock.h>
#include <dt-bindings/clock/qcom,lpassaudiocc-khaje.h>
#include "clk-alpha-pll.h"
#include "clk-branch.h"
#include "clk-pll.h"
#include "clk-rcg.h"
#include "clk-regmap.h"
#include "clk-regmap-divider.h"
#include "common.h"
#include "reset.h"
#include "vdd-level-bengal.h"
static DEFINE_VDD_REGULATORS(vdd_lpi_cx, VDD_NUM + 1, 1, vdd_corner);
static struct clk_vdd_class *lpass_audio_cc_khaje_regulators[] = {
&vdd_lpi_cx
};
enum {
P_BI_TCXO,
P_LPASS_AON_CC_PLL_OUT_ODD_CLK,
P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD,
P_LPASS_AUDIO_CC_PLL_OUT_AUX,
P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC,
};
static const struct pll_vco audio_cc_dig_pll_vco[] = {
{ 249600000, 2000000000, 0 },
};
static const struct pll_vco audio_cc_pll_vco[] = {
{ 595200000, 3600000000, 0 },
};
/* 614.4 MHz Configuration */
static const struct alpha_pll_config lpass_audio_cc_dig_pll_config = {
.l = 0x20,
.cal_l = 0x44,
.config_ctl_val = 0x20485699,
.config_ctl_hi_val = 0x00002261,
.config_ctl_hi1_val = 0xb292399c,
.user_ctl_val = 0x1,
.user_ctl_hi_val = 0x00050805,
};
static struct clk_alpha_pll lpass_audio_cc_dig_pll = {
.offset = 0x3e8,
.vco_table = audio_cc_dig_pll_vco,
.num_vco = ARRAY_SIZE(audio_cc_dig_pll_vco),
.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],
.clkr = {
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_dig_pll",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "bi_tcxo",
},
.num_parents = 1,
.ops = &clk_alpha_pll_lucid_ops,
},
.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_MIN] = 615000000,
[VDD_LOW] = 1066000000,
[VDD_LOW_L1] = 1500000000,
[VDD_NOMINAL] = 1750000000,
[VDD_HIGH] = 2000000000},
},
},
};
static const struct clk_div_table post_div_table_lpass_audio_cc_dig_pll_out_odd[] = {
{ 0x5, 5 },
{ }
};
static struct clk_alpha_pll_postdiv lpass_audio_cc_dig_pll_out_odd = {
.offset = 0x3e8,
.post_div_shift = 12,
.post_div_table = post_div_table_lpass_audio_cc_dig_pll_out_odd,
.num_post_div = ARRAY_SIZE(post_div_table_lpass_audio_cc_dig_pll_out_odd),
.width = 4,
.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_dig_pll_out_odd",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_dig_pll.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_alpha_pll_postdiv_lucid_ops,
},
};
/* 1128.96 MHz Configuration */
static const struct alpha_pll_config lpass_audio_cc_pll_config = {
.l = 0x3b,
.alpha = 0xff05,
.config_ctl_val = 0x08200920,
.config_ctl_hi_val = 0x05002001,
.user_ctl_val = 0x3000001, // 0x00000108,
};
static struct clk_alpha_pll lpass_audio_cc_pll = {
.offset = 0x7d0,
.vco_table = audio_cc_pll_vco,
.num_vco = ARRAY_SIZE(audio_cc_pll_vco),
.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],
.clkr = {
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_pll",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "bi_tcxo",
},
.num_parents = 1,
.ops = &clk_alpha_pll_zonda_ops,
},
.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 1800000000,
[VDD_LOW] = 2400000000,
[VDD_NOMINAL] = 3000000000,
[VDD_HIGH] = 3600000000},
},
},
};
static const struct clk_div_table post_div_table_lpass_audio_cc_pll_out_aux2[] = {
{ 0x1, 2 },
{ }
};
static struct clk_alpha_pll_postdiv lpass_audio_cc_pll_out_aux2 = {
.offset = 0x7d0,
.post_div_shift = 8,
.post_div_table = post_div_table_lpass_audio_cc_pll_out_aux2,
.num_post_div = ARRAY_SIZE(post_div_table_lpass_audio_cc_pll_out_aux2),
.width = 2,
.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_pll_out_aux2",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_pll.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_alpha_pll_postdiv_zonda_ops,
},
};
static struct clk_regmap_div lpass_audio_cc_pll_out_aux2_div_clk_src = {
.reg = 0x48,
.shift = 0,
.width = 4,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_pll_out_aux2_div_clk_src",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_pll_out_aux2.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_regmap_div_ro_ops,
},
};
static const struct parent_map lpass_audio_cc_parent_map_0[] = {
{ P_BI_TCXO, 0 },
{ P_LPASS_AUDIO_CC_PLL_OUT_AUX, 3 },
{ P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 4 },
{ P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 5 },
{ P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 6 },
};
static const struct clk_parent_data lpass_audio_cc_parent_data_0[] = {
{ .fw_name = "bi_tcxo" },
{ .hw = &lpass_audio_cc_pll.clkr.hw },
{ .hw = &lpass_audio_cc_dig_pll_out_odd.clkr.hw },
{ .fw_name = "lpass_aon_cc_pll_out_odd_clk" },
{ .hw = &lpass_audio_cc_pll_out_aux2_div_clk_src.clkr.hw },
};
static const struct parent_map lpass_audio_cc_parent_map_1[] = {
{ P_BI_TCXO, 0 },
{ P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 4 },
{ P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 5 },
};
static const struct clk_parent_data lpass_audio_cc_parent_data_1[] = {
{ .fw_name = "bi_tcxo" },
{ .hw = &lpass_audio_cc_dig_pll_out_odd.clkr.hw },
{ .fw_name = "lpass_aon_cc_pll_out_odd_clk" },
};
static const struct parent_map lpass_audio_cc_parent_map_2[] = {
{ P_BI_TCXO, 0 },
{ P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 4 },
{ P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 5 },
{ P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 6 },
};
static const struct clk_parent_data lpass_audio_cc_parent_data_2[] = {
{ .fw_name = "bi_tcxo" },
{ .hw = &lpass_audio_cc_dig_pll_out_odd.clkr.hw },
{ .fw_name = "lpass_aon_cc_pll_out_odd_clk" },
{ .hw = &lpass_audio_cc_pll_out_aux2.clkr.hw },
};
static const struct freq_tbl ftbl_aud_slimbus_clk_src[] = {
F(6144000, P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 10, 1, 2),
F(12288000, P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 10, 0, 0),
F(24576000, P_LPASS_AUDIO_CC_DIG_PLL_OUT_ODD, 5, 0, 0),
{ }
};
static struct clk_rcg2 aud_slimbus_clk_src = {
.cmd_rcgr = 0x17000,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_1,
.freq_tbl = ftbl_aud_slimbus_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "aud_slimbus_clk_src",
.parent_data = lpass_audio_cc_parent_data_1,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_1),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 24576000},
},
};
static const struct freq_tbl ftbl_lpass_audio_cc_ext_if1_clk_src[] = {
F(256000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 32),
F(352800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 32),
F(512000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 16),
F(705600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 16),
F(768000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 16),
F(1024000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 8),
F(1411200, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 8),
F(1536000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 8),
F(2048000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 4),
F(2822400, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 4),
F(3072000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 4),
F(4096000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 2),
F(5644800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 2),
F(6144000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 2),
F(8192000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 0, 0),
F(9600000, P_BI_TCXO, 2, 0, 0),
F(11289600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 0, 0),
F(12288000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 0, 0),
F(24576000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 5, 0, 0),
{ }
};
static struct clk_rcg2 lpass_audio_cc_ext_if1_clk_src = {
.cmd_rcgr = 0x10004,
.mnd_width = 16,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if1_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if1_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 6144000,
[VDD_LOW] = 12288000,
[VDD_NOMINAL] = 24576000},
},
};
static const struct freq_tbl ftbl_lpass_audio_cc_ext_if2_clk_src[] = {
F(256000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 32),
F(352800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 32),
F(512000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 16),
F(705600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 16),
F(768000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 16),
F(1024000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 8),
F(1411200, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 8),
F(1536000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 8),
F(2048000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 4),
F(2822400, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 4),
F(3072000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 4),
F(4096000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 1, 2),
F(5644800, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 1, 2),
F(6144000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 1, 2),
F(8192000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 15, 0, 0),
F(9600000, P_BI_TCXO, 2, 0, 0),
F(11289600, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 10, 0, 0),
F(12288000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 10, 0, 0),
F(19200000, P_BI_TCXO, 1, 0, 0),
F(22579200, P_LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC, 5, 0, 0),
F(24576000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 5, 0, 0),
{ }
};
static struct clk_rcg2 lpass_audio_cc_ext_if2_clk_src = {
.cmd_rcgr = 0x11004,
.mnd_width = 16,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if2_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if2_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 6144000,
[VDD_LOW] = 12288000,
[VDD_NOMINAL] = 24576000},
},
};
static struct clk_rcg2 lpass_audio_cc_ext_if3_clk_src = {
.cmd_rcgr = 0x12004,
.mnd_width = 16,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if1_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if3_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 6144000,
[VDD_LOW] = 12288000,
[VDD_NOMINAL] = 24576000},
},
};
static struct clk_rcg2 lpass_audio_cc_ext_if4_clk_src = {
.cmd_rcgr = 0x13008,
.mnd_width = 16,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if1_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if4_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 6144000,
[VDD_LOW] = 12288000,
[VDD_NOMINAL] = 24576000},
},
};
static struct clk_rcg2 lpass_audio_cc_ext_mclk0_clk_src = {
.cmd_rcgr = 0x20004,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if2_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_mclk0_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 24576000},
},
};
static struct clk_rcg2 lpass_audio_cc_ext_mclk1_clk_src = {
.cmd_rcgr = 0x21004,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if2_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_mclk1_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 24576000},
},
};
static const struct freq_tbl ftbl_lpass_audio_cc_lpaif_pcmoe_clk_src[] = {
F(15360000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 8, 0, 0),
F(30720000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 4, 0, 0),
F(61440000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 2, 0, 0),
F(122880000, P_LPASS_AON_CC_PLL_OUT_ODD_CLK, 1, 0, 0),
{ }
};
static struct clk_rcg2 lpass_audio_cc_lpaif_pcmoe_clk_src = {
.cmd_rcgr = 0x19004,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_2,
.freq_tbl = ftbl_lpass_audio_cc_lpaif_pcmoe_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_lpaif_pcmoe_clk_src",
.parent_data = lpass_audio_cc_parent_data_2,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_2),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 122880000},
},
};
static struct clk_rcg2 lpass_audio_cc_rx_mclk_clk_src = {
.cmd_rcgr = 0x24004,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if2_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_rx_mclk_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 24576000},
},
};
static struct clk_rcg2 lpass_audio_cc_wsa_mclk_clk_src = {
.cmd_rcgr = 0x22004,
.mnd_width = 8,
.hid_width = 5,
.parent_map = lpass_audio_cc_parent_map_0,
.freq_tbl = ftbl_lpass_audio_cc_ext_if2_clk_src,
.enable_safe_config = true,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_wsa_mclk_clk_src",
.parent_data = lpass_audio_cc_parent_data_0,
.num_parents = ARRAY_SIZE(lpass_audio_cc_parent_data_0),
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_rcg2_ops,
},
.clkr.vdd_data = {
.vdd_class = &vdd_lpi_cx,
.num_rate_max = VDD_NUM,
.rate_max = (unsigned long[VDD_NUM]) {
[VDD_LOWER] = 24576000},
},
};
static struct clk_regmap_div lpass_audio_cc_cdiv_rx_mclk_div_clk_src = {
.reg = 0x240d0,
.shift = 0,
.width = 4,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_cdiv_rx_mclk_div_clk_src",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_rx_mclk_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_regmap_div_ro_ops,
},
};
static struct clk_regmap_div lpass_audio_cc_cdiv_wsa_mclk_div_clk_src = {
.reg = 0x220d0,
.shift = 0,
.width = 4,
.clkr.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_cdiv_wsa_mclk_div_clk_src",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_wsa_mclk_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_regmap_div_ro_ops,
},
};
static struct clk_branch lpass_audio_cc_aud_slimbus_clk = {
.halt_reg = 0x17014,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x17014,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_aud_slimbus_clk",
.parent_hws = (const struct clk_hw*[]) {
&aud_slimbus_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_aud_slimbus_core_clk = {
.halt_reg = 0x1e018,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e018,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_aud_slimbus_core_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_aud_slimbus_npl_clk = {
.halt_reg = 0x1701c,
.halt_check = BRANCH_HALT_VOTED,
.hwcg_reg = 0x1701c,
.hwcg_bit = 1,
.clkr = {
.enable_reg = 0x1701c,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_aud_slimbus_npl_clk",
.parent_hws = (const struct clk_hw*[]) {
&aud_slimbus_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_bus_clk = {
.halt_reg = 0x1f000,
.halt_check = BRANCH_HALT_VOTED,
.clkr = {
.enable_reg = 0x1f000,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_bus_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_bus_timeout_clk = {
.halt_reg = 0x1e014,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e014,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_bus_timeout_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_codec_mem0_clk = {
.halt_reg = 0x1e004,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e004,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_codec_mem0_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_codec_mem1_clk = {
.halt_reg = 0x1e008,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e008,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_codec_mem1_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_codec_mem2_clk = {
.halt_reg = 0x1e00c,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e00c,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_codec_mem2_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_codec_mem3_clk = {
.halt_reg = 0x1e010,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e010,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_codec_mem3_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_codec_mem_clk = {
.halt_reg = 0x1e000,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1e000,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_codec_mem_clk",
.parent_data = &(const struct clk_parent_data) {
.fw_name = "lpass_aon_cc_main_rcg_clk_src",
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if1_ebit_clk = {
.halt_reg = 0x10020,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x10020,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if1_ebit_clk",
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if1_ibit_clk = {
.halt_reg = 0x1001c,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1001c,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if1_ibit_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_if1_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if2_ebit_clk = {
.halt_reg = 0x11020,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x11020,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if2_ebit_clk",
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if2_ibit_clk = {
.halt_reg = 0x1101c,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1101c,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if2_ibit_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_if2_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if3_ebit_clk = {
.halt_reg = 0x12020,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x12020,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if3_ebit_clk",
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if3_ibit_clk = {
.halt_reg = 0x1201c,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x1201c,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if3_ibit_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_if3_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if4_ebit_clk = {
.halt_reg = 0x13024,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x13024,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if4_ebit_clk",
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_if4_ibit_clk = {
.halt_reg = 0x13020,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x13020,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_if4_ibit_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_if4_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_mclk0_clk = {
.halt_reg = 0x20018,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x20018,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_mclk0_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_mclk0_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_ext_mclk1_clk = {
.halt_reg = 0x21018,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x21018,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_ext_mclk1_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_ext_mclk1_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_lpaif_pcmoe_clk = {
.halt_reg = 0x19018,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x19018,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_lpaif_pcmoe_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_lpaif_pcmoe_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_rx_mclk_2x_clk = {
.halt_reg = 0x240cc,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x240cc,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_rx_mclk_2x_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_rx_mclk_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_rx_mclk_clk = {
.halt_reg = 0x240d4,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x240d4,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_rx_mclk_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_cdiv_rx_mclk_div_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_sampling_clk = {
.halt_reg = 0x13000,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x13000,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_sampling_clk",
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_wsa_mclk_2x_clk = {
.halt_reg = 0x220cc,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x220cc,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_wsa_mclk_2x_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_wsa_mclk_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_branch lpass_audio_cc_wsa_mclk_clk = {
.halt_reg = 0x220d4,
.halt_check = BRANCH_HALT,
.clkr = {
.enable_reg = 0x220d4,
.enable_mask = BIT(0),
.hw.init = &(const struct clk_init_data) {
.name = "lpass_audio_cc_wsa_mclk_clk",
.parent_hws = (const struct clk_hw*[]) {
&lpass_audio_cc_cdiv_wsa_mclk_div_clk_src.clkr.hw,
},
.num_parents = 1,
.flags = CLK_SET_RATE_PARENT,
.ops = &clk_branch2_ops,
},
},
};
static struct clk_regmap *lpass_audio_cc_khaje_clocks[] = {
[AUD_SLIMBUS_CLK_SRC] = &aud_slimbus_clk_src.clkr,
[LPASS_AUDIO_CC_AUD_SLIMBUS_CLK] = &lpass_audio_cc_aud_slimbus_clk.clkr,
[LPASS_AUDIO_CC_AUD_SLIMBUS_CORE_CLK] = &lpass_audio_cc_aud_slimbus_core_clk.clkr,
[LPASS_AUDIO_CC_AUD_SLIMBUS_NPL_CLK] = &lpass_audio_cc_aud_slimbus_npl_clk.clkr,
[LPASS_AUDIO_CC_BUS_CLK] = &lpass_audio_cc_bus_clk.clkr,
[LPASS_AUDIO_CC_BUS_TIMEOUT_CLK] = &lpass_audio_cc_bus_timeout_clk.clkr,
[LPASS_AUDIO_CC_CDIV_RX_MCLK_DIV_CLK_SRC] = &lpass_audio_cc_cdiv_rx_mclk_div_clk_src.clkr,
[LPASS_AUDIO_CC_CDIV_WSA_MCLK_DIV_CLK_SRC] = &lpass_audio_cc_cdiv_wsa_mclk_div_clk_src.clkr,
[LPASS_AUDIO_CC_CODEC_MEM0_CLK] = &lpass_audio_cc_codec_mem0_clk.clkr,
[LPASS_AUDIO_CC_CODEC_MEM1_CLK] = &lpass_audio_cc_codec_mem1_clk.clkr,
[LPASS_AUDIO_CC_CODEC_MEM2_CLK] = &lpass_audio_cc_codec_mem2_clk.clkr,
[LPASS_AUDIO_CC_CODEC_MEM3_CLK] = &lpass_audio_cc_codec_mem3_clk.clkr,
[LPASS_AUDIO_CC_CODEC_MEM_CLK] = &lpass_audio_cc_codec_mem_clk.clkr,
[LPASS_AUDIO_CC_DIG_PLL] = &lpass_audio_cc_dig_pll.clkr,
[LPASS_AUDIO_CC_DIG_PLL_OUT_ODD] = &lpass_audio_cc_dig_pll_out_odd.clkr,
[LPASS_AUDIO_CC_EXT_IF1_CLK_SRC] = &lpass_audio_cc_ext_if1_clk_src.clkr,
[LPASS_AUDIO_CC_EXT_IF1_EBIT_CLK] = &lpass_audio_cc_ext_if1_ebit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF1_IBIT_CLK] = &lpass_audio_cc_ext_if1_ibit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF2_CLK_SRC] = &lpass_audio_cc_ext_if2_clk_src.clkr,
[LPASS_AUDIO_CC_EXT_IF2_EBIT_CLK] = &lpass_audio_cc_ext_if2_ebit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF2_IBIT_CLK] = &lpass_audio_cc_ext_if2_ibit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF3_CLK_SRC] = &lpass_audio_cc_ext_if3_clk_src.clkr,
[LPASS_AUDIO_CC_EXT_IF3_EBIT_CLK] = &lpass_audio_cc_ext_if3_ebit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF3_IBIT_CLK] = &lpass_audio_cc_ext_if3_ibit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF4_CLK_SRC] = &lpass_audio_cc_ext_if4_clk_src.clkr,
[LPASS_AUDIO_CC_EXT_IF4_EBIT_CLK] = &lpass_audio_cc_ext_if4_ebit_clk.clkr,
[LPASS_AUDIO_CC_EXT_IF4_IBIT_CLK] = &lpass_audio_cc_ext_if4_ibit_clk.clkr,
[LPASS_AUDIO_CC_EXT_MCLK0_CLK] = &lpass_audio_cc_ext_mclk0_clk.clkr,
[LPASS_AUDIO_CC_EXT_MCLK0_CLK_SRC] = &lpass_audio_cc_ext_mclk0_clk_src.clkr,
[LPASS_AUDIO_CC_EXT_MCLK1_CLK] = &lpass_audio_cc_ext_mclk1_clk.clkr,
[LPASS_AUDIO_CC_EXT_MCLK1_CLK_SRC] = &lpass_audio_cc_ext_mclk1_clk_src.clkr,
[LPASS_AUDIO_CC_LPAIF_PCMOE_CLK] = &lpass_audio_cc_lpaif_pcmoe_clk.clkr,
[LPASS_AUDIO_CC_LPAIF_PCMOE_CLK_SRC] = &lpass_audio_cc_lpaif_pcmoe_clk_src.clkr,
[LPASS_AUDIO_CC_PLL] = &lpass_audio_cc_pll.clkr,
[LPASS_AUDIO_CC_PLL_OUT_AUX2] = &lpass_audio_cc_pll_out_aux2.clkr,
[LPASS_AUDIO_CC_PLL_OUT_AUX2_DIV_CLK_SRC] = &lpass_audio_cc_pll_out_aux2_div_clk_src.clkr,
[LPASS_AUDIO_CC_RX_MCLK_2X_CLK] = &lpass_audio_cc_rx_mclk_2x_clk.clkr,
[LPASS_AUDIO_CC_RX_MCLK_CLK] = &lpass_audio_cc_rx_mclk_clk.clkr,
[LPASS_AUDIO_CC_RX_MCLK_CLK_SRC] = &lpass_audio_cc_rx_mclk_clk_src.clkr,
[LPASS_AUDIO_CC_SAMPLING_CLK] = &lpass_audio_cc_sampling_clk.clkr,
[LPASS_AUDIO_CC_WSA_MCLK_2X_CLK] = &lpass_audio_cc_wsa_mclk_2x_clk.clkr,
[LPASS_AUDIO_CC_WSA_MCLK_CLK] = &lpass_audio_cc_wsa_mclk_clk.clkr,
[LPASS_AUDIO_CC_WSA_MCLK_CLK_SRC] = &lpass_audio_cc_wsa_mclk_clk_src.clkr,
};
static const struct qcom_reset_map lpass_audio_cc_khaje_resets[] = {
[LPASS_AUDIO_CC_EXT_IF1_BCR] = { 0x10000 },
[LPASS_AUDIO_CC_EXT_IF2_BCR] = { 0x11000 },
[LPASS_AUDIO_CC_EXT_IF3_BCR] = { 0x12000 },
[LPASS_AUDIO_CC_EXT_IF4_BCR] = { 0x13004 },
[LPASS_AUDIO_CC_EXT_MCLK0_BCR] = { 0x20000 },
[LPASS_AUDIO_CC_EXT_MCLK1_BCR] = { 0x21000 },
[LPASS_AUDIO_CC_PCM_DATA_OE_BCR] = { 0x19000 },
[LPASS_AUDIO_CC_QCA_SLIMBUS_BCR] = { 0x16ffc },
[LPASS_AUDIO_CC_RX_MCLK_BCR] = { 0x24000 },
[LPASS_AUDIO_CC_TX_MCLK_BCR] = { 0x23000 },
[LPASS_AUDIO_CC_WSA_MCLK_BCR] = { 0x22000 },
};
static const struct regmap_config lpass_audio_cc_khaje_regmap_config = {
.reg_bits = 32,
.reg_stride = 4,
.val_bits = 32,
.max_register = 0x2f100,
.fast_io = true,
};
static const struct qcom_cc_desc lpass_audio_cc_khaje_desc = {
.config = &lpass_audio_cc_khaje_regmap_config,
.clks = lpass_audio_cc_khaje_clocks,
.num_clks = ARRAY_SIZE(lpass_audio_cc_khaje_clocks),
.resets = lpass_audio_cc_khaje_resets,
.num_resets = ARRAY_SIZE(lpass_audio_cc_khaje_resets),
.clk_regulators = lpass_audio_cc_khaje_regulators,
.num_clk_regulators = ARRAY_SIZE(lpass_audio_cc_khaje_regulators),
};
static const struct of_device_id lpass_audio_cc_khaje_match_table[] = {
{ .compatible = "qcom,lpassaudiocc-khaje" },
{ }
};
MODULE_DEVICE_TABLE(of, lpass_audio_cc_khaje_match_table);
static int lpass_audio_cc_khaje_probe(struct platform_device *pdev)
{
static struct regulator *audio_hm_regulator;
struct regmap *regmap;
int ret;
audio_hm_regulator = devm_regulator_get(&pdev->dev, "audio_hm");
if (IS_ERR(audio_hm_regulator)) {
if (PTR_ERR(audio_hm_regulator) != -EPROBE_DEFER)
dev_err(&pdev->dev, "Unable to get audio_hm regulator\n");
return PTR_ERR(audio_hm_regulator);
}
platform_set_drvdata(pdev, audio_hm_regulator);
pm_runtime_enable(&pdev->dev);
ret = pm_runtime_get_sync(&pdev->dev);
if (ret)
return ret;
regmap = qcom_cc_map(pdev, &lpass_audio_cc_khaje_desc);
if (IS_ERR(regmap)) {
ret = PTR_ERR(regmap);
goto err_put_rpm;
}
clk_lucid_pll_configure(&lpass_audio_cc_dig_pll, regmap, &lpass_audio_cc_dig_pll_config);
clk_zonda_pll_configure(&lpass_audio_cc_pll, regmap, &lpass_audio_cc_pll_config);
ret = qcom_cc_really_probe(pdev, &lpass_audio_cc_khaje_desc, regmap);
if (ret) {
dev_err(&pdev->dev, "Failed to register LPASS AUDIO CC clocks ret=%d\n", ret);
goto err_put_rpm;
}
dev_info(&pdev->dev, "Registered LPASS AUDIO CC clocks\n");
err_put_rpm:
pm_runtime_put_sync(&pdev->dev);
return ret;
}
static int lpass_audio_cc_khaje_runtime_resume(struct device *dev)
{
struct regulator *audio_hm_regulator = dev_get_drvdata(dev);
return regulator_enable(audio_hm_regulator);
}
static int lpass_audio_cc_khaje_runtime_suspend(struct device *dev)
{
struct regulator *audio_hm_regulator = dev_get_drvdata(dev);
regulator_disable(audio_hm_regulator);
return 0;
}
static const struct dev_pm_ops lpass_audio_cc_khaje_pm_ops = {
SET_RUNTIME_PM_OPS(lpass_audio_cc_khaje_runtime_suspend,
lpass_audio_cc_khaje_runtime_resume, NULL)
};
static void lpass_audio_cc_khaje_sync_state(struct device *dev)
{
qcom_cc_sync_state(dev, &lpass_audio_cc_khaje_desc);
}
static struct platform_driver lpass_audio_cc_khaje_driver = {
.probe = lpass_audio_cc_khaje_probe,
.driver = {
.name = "lpassaudiocc-khaje",
.of_match_table = lpass_audio_cc_khaje_match_table,
.pm = &lpass_audio_cc_khaje_pm_ops,
.sync_state = lpass_audio_cc_khaje_sync_state,
},
};
static int __init lpass_audio_cc_khaje_init(void)
{
return platform_driver_register(&lpass_audio_cc_khaje_driver);
}
subsys_initcall(lpass_audio_cc_khaje_init);
static void __exit lpass_audio_cc_khaje_exit(void)
{
platform_driver_unregister(&lpass_audio_cc_khaje_driver);
}
module_exit(lpass_audio_cc_khaje_exit);
MODULE_DESCRIPTION("QTI LPASSAUDIOCC KHAJE Driver");
MODULE_LICENSE("GPL");
Reference in a new issue Copy permalink