189 lines
4.4 KiB
C
189 lines
4.4 KiB
C
|
|
// SPDX-License-Identifier: GPL-2.0-only
|
||
|
|
/*
|
||
|
|
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
|
||
|
|
* Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <linux/clk.h>
|
||
|
|
#include <linux/clk-provider.h>
|
||
|
|
#include <linux/err.h>
|
||
|
|
#include <linux/kernel.h>
|
||
|
|
#include <linux/module.h>
|
||
|
|
#include <linux/of_device.h>
|
||
|
|
#include <linux/of.h>
|
||
|
|
#include <linux/regmap.h>
|
||
|
|
|
||
|
|
#include <dt-bindings/clock/qcom,tcsrcc-kalama.h>
|
||
|
|
|
||
|
|
#include "clk-alpha-pll.h"
|
||
|
|
#include "clk-branch.h"
|
||
|
|
#include "clk-pll.h"
|
||
|
|
#include "clk-pm.h"
|
||
|
|
#include "clk-rcg.h"
|
||
|
|
#include "clk-regmap.h"
|
||
|
|
#include "clk-regmap-divider.h"
|
||
|
|
#include "clk-regmap-mux.h"
|
||
|
|
#include "common.h"
|
||
|
|
#include "reset.h"
|
||
|
|
#include "vdd-level.h"
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_pcie_0_clkref_en = {
|
||
|
|
.halt_reg = 0x15100,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15100,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_pcie_0_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_pcie_1_clkref_en = {
|
||
|
|
.halt_reg = 0x15114,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15114,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_pcie_1_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_ufs_clkref_en = {
|
||
|
|
.halt_reg = 0x15110,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15110,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_ufs_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_ufs_pad_clkref_en = {
|
||
|
|
.halt_reg = 0x15104,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15104,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_ufs_pad_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_usb2_clkref_en = {
|
||
|
|
.halt_reg = 0x15118,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15118,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_usb2_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_branch tcsr_usb3_clkref_en = {
|
||
|
|
.halt_reg = 0x15108,
|
||
|
|
.halt_check = BRANCH_HALT_SKIP,
|
||
|
|
.clkr = {
|
||
|
|
.enable_reg = 0x15108,
|
||
|
|
.enable_mask = BIT(0),
|
||
|
|
.hw.init = &(struct clk_init_data){
|
||
|
|
.name = "tcsr_usb3_clkref_en",
|
||
|
|
.ops = &clk_branch2_ops,
|
||
|
|
},
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct clk_regmap *tcsr_cc_kalama_clocks[] = {
|
||
|
|
[TCSR_PCIE_0_CLKREF_EN] = &tcsr_pcie_0_clkref_en.clkr,
|
||
|
|
[TCSR_PCIE_1_CLKREF_EN] = &tcsr_pcie_1_clkref_en.clkr,
|
||
|
|
[TCSR_UFS_CLKREF_EN] = &tcsr_ufs_clkref_en.clkr,
|
||
|
|
[TCSR_UFS_PAD_CLKREF_EN] = &tcsr_ufs_pad_clkref_en.clkr,
|
||
|
|
[TCSR_USB2_CLKREF_EN] = &tcsr_usb2_clkref_en.clkr,
|
||
|
|
[TCSR_USB3_CLKREF_EN] = &tcsr_usb3_clkref_en.clkr,
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct regmap_config tcsr_cc_kalama_regmap_config = {
|
||
|
|
.reg_bits = 32,
|
||
|
|
.reg_stride = 4,
|
||
|
|
.val_bits = 32,
|
||
|
|
.max_register = 0x2f000,
|
||
|
|
.fast_io = true,
|
||
|
|
};
|
||
|
|
|
||
|
|
static struct qcom_cc_desc tcsr_cc_kalama_desc = {
|
||
|
|
.config = &tcsr_cc_kalama_regmap_config,
|
||
|
|
.clks = tcsr_cc_kalama_clocks,
|
||
|
|
.num_clks = ARRAY_SIZE(tcsr_cc_kalama_clocks),
|
||
|
|
};
|
||
|
|
|
||
|
|
static const struct of_device_id tcsr_cc_kalama_match_table[] = {
|
||
|
|
{ .compatible = "qcom,kalama-tcsrcc" },
|
||
|
|
{ }
|
||
|
|
};
|
||
|
|
MODULE_DEVICE_TABLE(of, tcsr_cc_kalama_match_table);
|
||
|
|
|
||
|
|
static int tcsr_cc_kalama_probe(struct platform_device *pdev)
|
||
|
|
{
|
||
|
|
struct regmap *regmap;
|
||
|
|
int ret;
|
||
|
|
|
||
|
|
regmap = qcom_cc_map(pdev, &tcsr_cc_kalama_desc);
|
||
|
|
if (IS_ERR(regmap))
|
||
|
|
return PTR_ERR(regmap);
|
||
|
|
|
||
|
|
ret = register_qcom_clks_pm(pdev, false, &tcsr_cc_kalama_desc);
|
||
|
|
if (ret)
|
||
|
|
dev_err(&pdev->dev, "Failed to register for pm ops\n");
|
||
|
|
|
||
|
|
ret = qcom_cc_really_probe(pdev, &tcsr_cc_kalama_desc, regmap);
|
||
|
|
if (ret) {
|
||
|
|
dev_err(&pdev->dev, "Failed to register TCSR CC clocks\n");
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
dev_info(&pdev->dev, "Registered TCSR CC clocks\n");
|
||
|
|
|
||
|
|
return ret;
|
||
|
|
}
|
||
|
|
|
||
|
|
static void tcsr_cc_kalama_sync_state(struct device *dev)
|
||
|
|
{
|
||
|
|
qcom_cc_sync_state(dev, &tcsr_cc_kalama_desc);
|
||
|
|
}
|
||
|
|
|
||
|
|
static struct platform_driver tcsr_cc_kalama_driver = {
|
||
|
|
.probe = tcsr_cc_kalama_probe,
|
||
|
|
.driver = {
|
||
|
|
.name = "tcsr_cc-kalama",
|
||
|
|
.of_match_table = tcsr_cc_kalama_match_table,
|
||
|
|
.sync_state = tcsr_cc_kalama_sync_state,
|
||
|
|
},
|
||
|
|
};
|
||
|
|
|
||
|
|
static int __init tcsr_cc_kalama_init(void)
|
||
|
|
{
|
||
|
|
return platform_driver_register(&tcsr_cc_kalama_driver);
|
||
|
|
}
|
||
|
|
subsys_initcall(tcsr_cc_kalama_init);
|
||
|
|
|
||
|
|
static void __exit tcsr_cc_kalama_exit(void)
|
||
|
|
{
|
||
|
|
platform_driver_unregister(&tcsr_cc_kalama_driver);
|
||
|
|
}
|
||
|
|
module_exit(tcsr_cc_kalama_exit);
|
||
|
|
|
||
|
|
MODULE_DESCRIPTION("QTI TCSR_CC KALAMA Driver");
|
||
|
|
MODULE_LICENSE("GPL v2");
|