34 lines
1.1 KiB
Text
34 lines
1.1 KiB
Text
Qualcomm Technologies, Inc. NPU Clock & Reset Controller Binding
|
|
----------------------------------------------------------------
|
|
|
|
Required properties :
|
|
- compatible : shall contain only one of the following:
|
|
"qcom,sm8150-npucc"
|
|
"qcom,sm8250-npucc"
|
|
"qcom,sm8150-npucc-v2"
|
|
"qcom,sa8155-npucc"
|
|
"qcom,sa8155-npucc-v2"
|
|
|
|
- reg : shall contain base register location and length.
|
|
- reg-names: names of registers listed in the same order as in
|
|
the reg property.
|
|
- vdd_cx-supply: phandle to the CX rail that needs to be voted
|
|
on behalf of the NPU CC clocks.
|
|
- vdd_gdsc-supply: phandle to the NPU core GDSC that needs to be
|
|
toggled as part of the CRC sequence.
|
|
- #clock-cells : shall contain 1.
|
|
- #reset-cells : shall contain 1.
|
|
|
|
Optional properties :
|
|
- #power-domain-cells : from generic power domain binding, shall contain 1
|
|
|
|
Example:
|
|
npucc: qcom,npucc {
|
|
compatible = "qcom,npucc-sm8150";
|
|
reg = <0x9910000 0x10000>;
|
|
reg-names = "cc_base";
|
|
vdd_cx-supply = <&pm8150l_s6_level>;
|
|
vdd_gdsc-supply = <&npu_core_gdsc>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|