26 lines
985 B
Text
26 lines
985 B
Text
Qualcomm Technologies, Inc. SDXPINN Network-On-Chip interconnect driver binding
|
|
-------------------------------------------------------------------------------
|
|
|
|
SDXPINN interconnect providers support system bandwidth requirements through
|
|
RPMh hardware accelerators known as Bus Clock Manager (BCM). The provider is
|
|
able to communicate with the BCM through the Resource State Coordinator (RSC)
|
|
associated with each execution environment. Provider nodes must point to at
|
|
least one RPMh device child node pertaining to their RSC and each provider
|
|
can map to multiple RPMh resources.
|
|
|
|
Required properties :
|
|
- compatible : shall contain only one of the following:
|
|
"qcom,sdxpinn-clk_virt",
|
|
"qcom,sdxpinn-dc_noc",
|
|
"qcom,sdxpinn-gem_noc",
|
|
"qcom,sdxpinn-mc_virt",
|
|
"qcom,sdxpinn-pcie_anoc",
|
|
"qcom,sdxpinn-system_noc",
|
|
- #interconnect-cells : should contain 1
|
|
|
|
Examples:
|
|
|
|
system_noc: interconnect@1640000 {
|
|
compatible = "qcom,sdxpinn-system_noc";
|
|
interconnect-cells = <1>;
|
|
};
|