37 lines
1.1 KiB
Text
37 lines
1.1 KiB
Text
Qualcomm Technologies, Inc. Video Clock & Reset Controller Binding
|
|
-----------------------------------------------
|
|
|
|
Required properties :
|
|
- compatible : shall contain only one of the following:
|
|
|
|
"qcom,sdm845-videocc"
|
|
"qcom,sdm845-v2-videocc"
|
|
"qcom,lahaina-videocc"
|
|
"qcom,shima-videocc"
|
|
"qcom,waipio-videocc"
|
|
"qcom,diwali-videocc"
|
|
"qcom,kalama-videocc"
|
|
"qcom,kalama-videocc-v2"
|
|
"qcom,sm8150-videocc"
|
|
"qcom,sm8250-videocc"
|
|
"qcom,sm8150-videocc-v2"
|
|
"qcom,sa8155-videocc"
|
|
"qcom,sa8155-videocc-v2"
|
|
"qcom,lemans-videocc"
|
|
"qcom,crow-videocc"
|
|
"qcom,trinket-videocc"
|
|
"qcom,sdm670-videocc"
|
|
|
|
- reg : shall contain base register location and length
|
|
- #clock-cells : from common clock binding, shall contain 1.
|
|
- #power-domain-cells : from generic power domain binding, shall contain 1.
|
|
- #reset-cells : from common reset binding, shall contain 1.
|
|
|
|
Example:
|
|
videocc: clock-controller@ab00000 {
|
|
compatible = "qcom,sdm845-videocc";
|
|
reg = <0xab00000 0x10000>;
|
|
#clock-cells = <1>;
|
|
#power-domain-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|