A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-12 07:37:31 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "ARM: dts: msm: Add QUPv3_0 and SE5 dt nodes for YUPIK"

Browse source
This commit is contained in:
qctecmdr 2020-11-04 14:57:11 -08:00 • committed by Gerrit - the friendly Code Review server
commit 00f1532751
4 changed files with 69 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

28
qcom/yupik-pinctrl.dtsi
View file

@ -8,5 +8,33 @@
interrupt-controller;
#interrupt-cells = <2>;
wakeup-parent = <&pdc>;
qupv3_se5_2uart_pins: qupv3_se5_2uart_pins {
qupv3_se5_2uart_active: qupv3_se5_2uart_active {
mux {
pins = "gpio22", "gpio23";
function = "qup05";
};
config {
pins = "gpio22", "gpio23";
drive-strength = <2>;
bias-disable;
};
};
qupv3_se5_2uart_sleep: qupv3_se5_2uart_sleep {
mux {
pins = "gpio22", "gpio23";
function = "gpio";
};
config {
pins = "gpio22", "gpio23";
drive-strength = <2>;
bias-pull-down;
};
};
};
};
};

35
qcom/yupik-qupv3.dtsi Normal file
View file

@ -0,0 +1,35 @@
#include <dt-bindings/interconnect/qcom,yupik.h>
&soc {
/* QUPv3_0 wrapper instance */
qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
compatible = "qcom,qupv3-geni-se";
reg = <0x9c0000 0x2000>;
qcom,msm-bus,num-paths = <2>;
qcom,msm-bus,vectors-bus-ids =
<MASTER_QUP_CORE_0 SLAVE_QUP_CORE_0>,
<MASTER_QUP_0 SLAVE_EBI1>;
iommus = <&apps_smmu 0x123 0x0>;
qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
qcom,iommu-geometry = <0x40000000 0x10000000>;
qcom,iommu-dma = "fastmap";
status = "ok"
};
/* Debug UART Instance */
qupv3_se5_2uart: qcom,qup_uart@994000 {
compatible = "qcom,msm-geni-console";
reg = <0x994000 0x4000>;
reg-names = "se_phys";
interrupts = <GIC_SPI 358 IRQ_TYPE_LEVEL_HIGH>;
clock-names = "se-clk", "m-ahb", "s-ahb";
clocks = <&gcc GCC_QUPV3_WRAP0_S5_CLK>,
<&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
<&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
pinctrl-names = "default", "sleep";
pinctrl-0 = <&qupv3_se5_2uart_active>;
pinctrl-1 = <&qupv3_se5_2uart_sleep>;
qcom,wrapper-core = <&qupv3_0>;
status = "ok"
};
};

5
qcom/yupik-rumi.dtsi
View file

@ -70,3 +70,8 @@
status = "ok"
};
/* Debug UART console */
&qupv3_se5_2uart {
qcom,rumi_platform;
};

1
qcom/yupik.dtsi
View file

@ -1272,3 +1272,4 @@
#include "yupik-usb.dtsi"
#include "yupik-ion.dtsi"
#include "msm-arm-smmu-yupik.dtsi"
#include "yupik-qupv3.dtsi"