mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-08 04:42:04 -04:00
fogos: dtsi/kernel: update 1st icnl9916c init code
1. update init code. 2. modify reg E0 to add cabc diming, resolve screen flash at dark to white. Change-Id: I974fb240b533dbdab24dc847637c1e5fc2d0d9f4 Signed-off-by: zhangshaohu <ontim52@motorola.com> Reviewed-on: https://gerrit.mot.com/2762606 SLTApproved: Slta Waiver SME-Granted: SME Approvals Granted Tested-by: Jira Key Reviewed-by: Dezhen Hou <houdz1@motorola.com> Submit-Approved: Jira Key
This commit is contained in:
parent
76256f455d
commit
02359fe1fa
1 changed files with 19 additions and 19 deletions
|
|
@ -27,24 +27,25 @@
|
|||
qcom,mdss-pan-physical-height-dimension = <151>;
|
||||
|
||||
qcom,mdss-dsi-cabc-mv-command = [
|
||||
15 00 00 00 00 00 02 55 03
|
||||
39 00 00 00 00 00 04 F0 99 16 0C
|
||||
39 00 00 00 00 00 13 E0 0C 00 B0 0C 00 0A 8C 29 04 01 1F 00 00 00 00 24 12 08
|
||||
39 00 00 00 00 00 20 E1 0F 1F 2F 3F 4F 5F 6F 7F 90 A0 B0 C0 D0 E0 E8 E7 E7 E7 E7 E9 EB EC ED F0 F0 F3 F6 F9 FD FF FF
|
||||
39 00 00 00 00 00 21 E2 2F FF 2F FF 2F FF 2F FF 31 47 32 8F 33 D6 35 1E 36 66 37 EF 39 78 3B 01 3C 8A 3E 14 3F FF 3F FF
|
||||
39 00 00 00 00 00 04 F0 00 00 00
|
||||
39 01 00 00 00 00 04 F0 00 00 00
|
||||
];
|
||||
qcom,mdss-dsi-cabc-mv-command-state = "dsi_hs_mode";
|
||||
qcom,mdss-dsi-cabc-ui-command = [
|
||||
15 00 00 00 00 00 02 55 03
|
||||
39 00 00 00 00 00 04 F0 99 16 0C
|
||||
39 00 00 00 00 00 13 E0 0C 00 B0 0C 00 0A 8C 29 04 01 1F 00 00 00 00 24 12 08
|
||||
39 00 00 00 00 00 20 E1 0F 1F 2F 3F 4F 5F 6F 7F 90 A0 B0 C0 D0 E0 E8 EC ED EF F1 F3 F5 F7 F9 FB FF FC FD FE FF FF FF
|
||||
39 00 00 00 00 00 21 E2 36 24 37 4B 38 72 39 99 3A 1C 3A 9F 3B 22 3B A5 3C 28 3F 50 3D B1 3E 76 3F 3A 3F FF 3F FF 3F FF
|
||||
39 00 00 00 00 00 04 F0 00 00 00
|
||||
39 01 00 00 00 00 04 F0 00 00 00
|
||||
];
|
||||
qcom,mdss-dsi-cabc-ui-command-state = "dsi_hs_mode";
|
||||
qcom,mdss-dsi-cabc-dis-command = [15 01 00 00 00 00 02 55 00];
|
||||
qcom,mdss-dsi-cabc-dis-command = [
|
||||
39 00 00 00 00 00 04 F0 99 16 0c
|
||||
39 00 00 00 00 00 20 E1 0F 1F 2F 3F 4F 5F 6F 7F 90 A0 B0 C0 D0 E0 E8 FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
|
||||
39 00 00 00 00 00 21 E2 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF 3F FF
|
||||
39 01 00 00 00 00 04 F0 00 00 00
|
||||
];
|
||||
qcom,mdss-dsi-cabc-dis-command-state = "dsi_hs_mode";
|
||||
|
||||
qcom,mdss-dsi-display-timings {
|
||||
|
|
@ -60,26 +61,25 @@
|
|||
qcom,mdss-dsi-v-pulse-width = <4>;
|
||||
qcom,mdss-dsi-panel-framerate = <120>;
|
||||
qcom,mdss-dsi-on-command = [
|
||||
39 01 00 00 00 00 04 f0 99 16 0C
|
||||
39 01 00 00 00 00 05 bd a1 0a 52 a6
|
||||
39 01 00 00 00 00 03 35 00 00
|
||||
39 01 00 00 00 00 03 51 00 00
|
||||
39 00 00 00 00 00 04 f0 99 16 0C
|
||||
39 00 00 00 00 00 05 bd a1 0a 52 a6
|
||||
39 00 00 00 00 00 03 35 00 00
|
||||
39 00 00 00 00 00 03 51 00 00
|
||||
39 00 00 00 00 00 03 53 2C 00
|
||||
39 00 00 00 00 00 0E BB 01 02 03 05 04 07 08 46 0A 4B 00 09 0A
|
||||
39 00 00 00 00 00 04 F0 99 16 0C
|
||||
39 00 00 00 00 00 13 E0 0C 00 B0 0C 00 0A 8C 29 04 01 1F 00 00 00 00 24 12 08
|
||||
39 01 00 00 02 00 03 55 03 00
|
||||
39 01 00 00 50 00 03 11 00 00
|
||||
39 01 00 00 0A 00 03 29 00 00
|
||||
39 00 00 00 00 00 18 E0 0C 00 B0 0C 00 0A 8C 29 04 81 1F 00 00 00 00 24 12 08 11 48 47 00 00
|
||||
39 00 00 00 00 00 20 E1 0F 1F 2F 3F 4F 5F 6F 7F 90 A0 B0 C0 D0 E0 E8 EC ED EF F1 F3 F5 F7 F9 FB FF FC FD FE FF FF FF
|
||||
39 00 00 00 00 00 21 E2 36 24 37 4B 38 72 39 99 3A 1C 3A 9F 3B 22 3B A5 3C 28 3F 50 3D B1 3E 76 3F 3A 3F FF 3F FF 3F FF
|
||||
39 00 00 00 00 00 03 55 03 00
|
||||
39 01 00 00 50 00 03 11 00 00
|
||||
39 01 00 00 0A 00 03 29 00 00
|
||||
39 01 00 00 00 00 03 6D 02 00
|
||||
39 01 00 00 00 00 05 BD A1 0A 52 AE
|
||||
39 00 00 00 00 00 03 6D 02 00
|
||||
39 00 00 00 00 00 05 BD A1 0A 52 AE
|
||||
39 01 00 00 00 00 04 F0 00 00 00
|
||||
];
|
||||
qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
|
||||
qcom,mdss-dsi-off-command = [
|
||||
39 01 00 00 00 00 03 6d 25 00
|
||||
39 00 00 00 00 00 03 6d 25 00
|
||||
39 01 00 00 10 00 03 28 00 00
|
||||
39 01 00 00 64 00 03 10 00 00
|
||||
];
|
||||
|
|
|
|||
Loading…
Reference in a new issue