mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-29 11:11:45 -04:00
lib: Add generic PIO mapping method
41f8bba7f5 ("of/pci: Add pci_register_io_range() and
pci_pio_to_address()") added support for PCI I/O space mapped into CPU
physical memory space. With that support, the I/O ranges configured for
PCI/PCIe hosts on some architectures can be mapped to logical PIO and
converted easily between CPU address and the corresponding logical PIO.
Based on this, PCI I/O port space can be accessed via in/out accessors that
use memory read/write.
But on some platforms, there are bus hosts that access I/O port space with
host-local I/O port addresses rather than memory addresses.
Add a more generic I/O mapping method to support those devices. With this
patch, both the CPU addresses and the host-local port can be mapped into
the logical PIO space with different logical/fake PIOs. After this, all
the I/O accesses to either PCI MMIO devices or host-local I/O peripherals
can be unified into the existing I/O accessors defined in asm-generic/io.h
and be redirected to the right device-specific hooks based on the input
logical PIO.
Tested-by: dann frazier <[email protected]>
Signed-off-by: Zhichang Yuan <[email protected]>
Signed-off-by: Gabriele Paoloni <[email protected]>
Signed-off-by: John Garry <[email protected]>
[bhelgaas: remove -EFAULT return from logic_pio_register_range() per
https://lkml.kernel.org/r/20180403143909.GA21171@ulmo, fix NULL pointer
checking per https://lkml.kernel.org/r/[email protected]]
Signed-off-by: Bjorn Helgaas <[email protected]>
Reviewed-by: Andy Shevchenko <[email protected]>
This commit is contained in:
parent
7928b2cbe5
commit
031e360186
5 changed files with 423 additions and 0 deletions
16
lib/Kconfig
16
lib/Kconfig
|
|
@ -55,6 +55,22 @@ config ARCH_USE_CMPXCHG_LOCKREF
|
|||
config ARCH_HAS_FAST_MULTIPLIER
|
||||
bool
|
||||
|
||||
config INDIRECT_PIO
|
||||
bool "Access I/O in non-MMIO mode"
|
||||
depends on ARM64
|
||||
help
|
||||
On some platforms where no separate I/O space exists, there are I/O
|
||||
hosts which can not be accessed in MMIO mode. Using the logical PIO
|
||||
mechanism, the host-local I/O resource can be mapped into system
|
||||
logic PIO space shared with MMIO hosts, such as PCI/PCIe, then the
|
||||
system can access the I/O devices with the mapped-logic PIO through
|
||||
I/O accessors.
|
||||
|
||||
This way has relatively little I/O performance cost. Please make
|
||||
sure your devices really need this configure item enabled.
|
||||
|
||||
When in doubt, say N.
|
||||
|
||||
config CRC_CCITT
|
||||
tristate "CRC-CCITT functions"
|
||||
help
|
||||
|
|
|
|||
Loading…
Reference in a new issue