A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-28 02:32:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

Fix misc .c/.h comment typos

Browse source 
Fix various .c/.h typos in comments (no code changes).

Signed-off-by: Matt LaPlante <[email protected]>
Signed-off-by: Adrian Bunk <[email protected]>
This commit is contained in:
Matt LaPlante 2006-11-30 05:24:39 +01:00 • committed by Adrian Bunk
commit 0779bf2d2e
39 changed files with 71 additions and 71 deletions
Download patch file Download diff file Expand all files Collapse all files

2
drivers/parisc/ccio-dma.c
View file

@ -486,7 +486,7 @@ typedef unsigned long space_t;
** This bit tells U2 to do R/M/W for partial cachelines. "Streaming"
** data can avoid this if the mapping covers full cache lines.
** o STOP_MOST is needed for atomicity across cachelines.
** Apperently only "some EISA devices" need this.
** Apparently only "some EISA devices" need this.
** Using CONFIG_ISA is hack. Only the IOA with EISA under it needs
** to use this hint iff the EISA devices needs this feature.
** According to the U2 ERS, STOP_MOST enabled pages hurt performance.

6
drivers/parisc/iosapic.c
View file

@ -50,12 +50,12 @@
**
** PA Firmware
** -----------
** PA-RISC platforms have two fundementally different types of firmware.
** PA-RISC platforms have two fundamentally different types of firmware.
** For PCI devices, "Legacy" PDC initializes the "INTERRUPT_LINE" register
** and BARs similar to a traditional PC BIOS.
** The newer "PAT" firmware supports PDC calls which return tables.
** PAT firmware only initializes PCI Console and Boot interface.
** With these tables, the OS can progam all other PCI devices.
** PAT firmware only initializes the PCI Console and Boot interface.
** With these tables, the OS can program all other PCI devices.
**
** One such PAT PDC call returns the "Interrupt Routing Table" (IRT).
** The IRT maps each PCI slot's INTA-D "output" line to an I/O SAPIC