mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-24 21:54:34 -04:00
[ARM] 3327/1: S3C2410 - add osiris machine support
Patch from Ben Dooks Support for Simtec IM2440D20 CPU modules (Osiris) Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
a61ea9326d
commit
110d322b29
5 changed files with 364 additions and 0 deletions
25
include/asm-arm/arch-s3c2410/osiris-cpld.h
Normal file
25
include/asm-arm/arch-s3c2410/osiris-cpld.h
Normal file
|
|
@ -0,0 +1,25 @@
|
|||
/* linux/include/asm-arm/arch-s3c2410/osiris-cpld.h
|
||||
*
|
||||
* (c) 2005 Simtec Electronics
|
||||
* http://www.simtec.co.uk/products/
|
||||
* Ben Dooks <ben@simtec.co.uk>
|
||||
*
|
||||
* OSIRIS - CPLD control constants
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
|
||||
#ifndef __ASM_ARCH_OSIRISCPLD_H
|
||||
#define __ASM_ARCH_OSIRISCPLD_H
|
||||
|
||||
/* CTRL1 - NAND WP control */
|
||||
|
||||
#define OSIRIS_CTRL1_NANDSEL (0x3)
|
||||
#define OSIRIS_CTRL1_BOOT_INT (1<<3)
|
||||
#define OSIRIS_CTRL1_PCMCIA (1<<4)
|
||||
#define OSIRIS_CTRL1_PCMCIA_nWAIT (1<<6)
|
||||
#define OSIRIS_CTRL1_PCMCIA_nIOIS16 (1<<7)
|
||||
|
||||
#endif /* __ASM_ARCH_OSIRISCPLD_H */
|
||||
41
include/asm-arm/arch-s3c2410/osiris-map.h
Normal file
41
include/asm-arm/arch-s3c2410/osiris-map.h
Normal file
|
|
@ -0,0 +1,41 @@
|
|||
/* linux/include/asm-arm/arch-s3c2410/osiris-map.h
|
||||
*
|
||||
* (c) 2005 Simtec Electronics
|
||||
* http://www.simtec.co.uk/products/
|
||||
* Ben Dooks <ben@simtec.co.uk>
|
||||
*
|
||||
* OSIRIS - Memory map definitions
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* Changelog:
|
||||
*/
|
||||
|
||||
/* needs arch/map.h including with this */
|
||||
|
||||
#ifndef __ASM_ARCH_OSIRISMAP_H
|
||||
#define __ASM_ARCH_OSIRISMAP_H
|
||||
|
||||
/* start peripherals off after the S3C2410 */
|
||||
|
||||
#define OSIRIS_IOADDR(x) (S3C2410_ADDR((x) + 0x05000000))
|
||||
|
||||
#define OSIRIS_PA_CPLD (S3C2410_CS1 | (3<<25))
|
||||
|
||||
/* we put the CPLD registers next, to get them out of the way */
|
||||
|
||||
#define OSIRIS_VA_CTRL1 OSIRIS_IOADDR(0x00000000) /* 0x01300000 */
|
||||
#define OSIRIS_PA_CTRL1 (OSIRIS_PA_CPLD)
|
||||
|
||||
#define OSIRIS_VA_CTRL2 OSIRIS_IOADDR(0x00100000) /* 0x01400000 */
|
||||
#define OSIRIS_PA_CTRL2 (OSIRIS_PA_CPLD + (1<<24))
|
||||
|
||||
#define OSIRIS_VA_CTRL3 OSIRIS_IOADDR(0x00200000) /* 0x01500000 */
|
||||
#define OSIRIS_PA_CTRL3 (OSIRIS_PA_CPLD + (2<<24))
|
||||
|
||||
#define OSIRIS_VA_CTRL4 OSIRIS_IOADDR(0x00300000) /* 0x01600000 */
|
||||
#define OSIRIS_PA_CTRL4 (OSIRIS_PA_CPLD + (3<<24))
|
||||
|
||||
#endif /* __ASM_ARCH_OSIRISMAP_H */
|
||||
Loading…
Reference in a new issue