mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 10:41:38 -04:00
Second Round of Renesas ARM Based SoC DT Bindings Updates for v4.13
* Document: - Add Renesas H3-based Salvator-XS board DT bindings - Add iW-RainboW-G20D-Qseven-RZG1M board - Add iW-RainboW-G20M-Qseven-RZG1M system on module - Update R-Car Gen3 ULCB board part numbers * Add clock bit definitions for r7s72100 SoC -----BEGIN PGP SIGNATURE----- Version: GnuPG v1 iQIcBAABAgAGBQJZQ9XOAAoJENfPZGlqN0++V18P/jrDqg6e6qmE+K36sQqIuagE jgkBXt/NUcuwY6pGcE14LA2tQCYZb1bd8/iZmBNb15zC5wDVGvFjtYUnL4GIkcd4 WvSPbaeMcfhIdufwlRToEVe1pIeEPltYK+csFstyYEdwB+kUGNIkDdUvSg4BljCO ZUEjHCAml6bN7MN0le3uMHvagKc7H0idsfg2K7zZxYLg96N6gGAHR+Tml8FhaZ4Y RCYfiOCMixUKhgqHXmsb1Z9ux+/3nWrRrCpugULjiipZq1KrayWhEWJgUYIrAuW/ 6PfEvIGPAJN6m5k9fALsiVC3zQl6OJgDovjJe7DagrOnkl4TDsUhrc9mEqGN30Gm jRD2hj7EvxWFWzFa7IcfwldZvkHpf1dJ+EENhprS8RX9yit/CCkgkOAViuym8jew nnWTQw7C/mtvUhOqCpfWAPlT8NRE2yanqGtH2ouUqPMKInDCwH5v7ZKPhs4VUfqk B/59CUxMhsU9orvZFnhqp58sMcqAoovCROq4xMjupOo7Y4Du9qvozF+x0IgO27Ie nB/v96+ezyNl2YBIXRme3t3/UR7TaUYmEuzYeO3fU7tYQpQXLTJ1xNmmQqTI0e/E 0lMUVEO57SNakvYGu8pd0Z6YivWalfTwfZkpZizEaEdVIVEu32oE/0fzJYp/HrId WSDZSJP1363mCHwRmacW =eilq -----END PGP SIGNATURE----- Merge tag 'renesas-dt-bindings2-for-v4.13' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas into next/dt Second Round of Renesas ARM Based SoC DT Bindings Updates for v4.13 * Document: - Add Renesas H3-based Salvator-XS board DT bindings - Add iW-RainboW-G20D-Qseven-RZG1M board - Add iW-RainboW-G20M-Qseven-RZG1M system on module - Update R-Car Gen3 ULCB board part numbers * Add clock bit definitions for r7s72100 SoC * tag 'renesas-dt-bindings2-for-v4.13' of https://git.kernel.org/pub/scm/linux/kernel/git/horms/renesas: ARM: shmobile: Document Renesas H3-based Salvator-XS board DT bindings ARM: shmobile: Update R-Car Gen3 ULCB board part numbers ARM: shmobile: document iW-RainboW-G20D-Qseven-RZG1M board ARM: shmobile: document iW-RainboW-G20M-Qseven-RZG1M system on module ARM: dts: r7s72100: add clock bit definitions Signed-off-by: Olof Johansson <[email protected]>
This commit is contained in:
commit
1161a0d50a
2 changed files with 60 additions and 2 deletions
|
|
@ -12,8 +12,18 @@
|
|||
|
||||
#define R7S72100_CLK_PLL 0
|
||||
|
||||
/* MSTP2 */
|
||||
#define R7S72100_CLK_CORESIGHT 0
|
||||
|
||||
/* MSTP3 */
|
||||
#define R7S72100_CLK_IEBUS 7
|
||||
#define R7S72100_CLK_IRDA 6
|
||||
#define R7S72100_CLK_LIN0 5
|
||||
#define R7S72100_CLK_LIN1 4
|
||||
#define R7S72100_CLK_MTU2 3
|
||||
#define R7S72100_CLK_CAN 2
|
||||
#define R7S72100_CLK_ADCPWR 1
|
||||
#define R7S72100_CLK_PWM 0
|
||||
|
||||
/* MSTP4 */
|
||||
#define R7S72100_CLK_SCIF0 7
|
||||
|
|
@ -26,25 +36,51 @@
|
|||
#define R7S72100_CLK_SCIF7 0
|
||||
|
||||
/* MSTP5 */
|
||||
#define R7S72100_CLK_SCI0 7
|
||||
#define R7S72100_CLK_SCI1 6
|
||||
#define R7S72100_CLK_SG0 5
|
||||
#define R7S72100_CLK_SG1 4
|
||||
#define R7S72100_CLK_SG2 3
|
||||
#define R7S72100_CLK_SG3 2
|
||||
#define R7S72100_CLK_OSTM0 1
|
||||
#define R7S72100_CLK_OSTM1 0
|
||||
|
||||
/* MSTP6 */
|
||||
#define R7S72100_CLK_ADC 7
|
||||
#define R7S72100_CLK_CEU 6
|
||||
#define R7S72100_CLK_DOC0 5
|
||||
#define R7S72100_CLK_DOC1 4
|
||||
#define R7S72100_CLK_DRC0 3
|
||||
#define R7S72100_CLK_DRC1 2
|
||||
#define R7S72100_CLK_JCU 1
|
||||
#define R7S72100_CLK_RTC 0
|
||||
|
||||
/* MSTP7 */
|
||||
#define R7S72100_CLK_VDEC0 7
|
||||
#define R7S72100_CLK_VDEC1 6
|
||||
#define R7S72100_CLK_ETHER 4
|
||||
#define R7S72100_CLK_NAND 3
|
||||
#define R7S72100_CLK_USB0 1
|
||||
#define R7S72100_CLK_USB1 0
|
||||
|
||||
/* MSTP8 */
|
||||
#define R7S72100_CLK_IMR0 7
|
||||
#define R7S72100_CLK_IMR1 6
|
||||
#define R7S72100_CLK_IMRDISP 5
|
||||
#define R7S72100_CLK_MMCIF 4
|
||||
#define R7S72100_CLK_MLB 3
|
||||
#define R7S72100_CLK_ETHAVB 2
|
||||
#define R7S72100_CLK_SCUX 1
|
||||
|
||||
/* MSTP9 */
|
||||
#define R7S72100_CLK_I2C0 7
|
||||
#define R7S72100_CLK_I2C1 6
|
||||
#define R7S72100_CLK_I2C2 5
|
||||
#define R7S72100_CLK_I2C3 4
|
||||
#define R7S72100_CLK_SPIBSC0 3
|
||||
#define R7S72100_CLK_SPIBSC1 2
|
||||
#define R7S72100_CLK_VDC50 1 /* and LVDS */
|
||||
#define R7S72100_CLK_VDC51 0
|
||||
|
||||
/* MSTP10 */
|
||||
#define R7S72100_CLK_SPI0 7
|
||||
|
|
@ -52,6 +88,17 @@
|
|||
#define R7S72100_CLK_SPI2 5
|
||||
#define R7S72100_CLK_SPI3 4
|
||||
#define R7S72100_CLK_SPI4 3
|
||||
#define R7S72100_CLK_CDROM 2
|
||||
#define R7S72100_CLK_SPDIF 1
|
||||
#define R7S72100_CLK_RGPVG2 0
|
||||
|
||||
/* MSTP11 */
|
||||
#define R7S72100_CLK_SSI0 5
|
||||
#define R7S72100_CLK_SSI1 4
|
||||
#define R7S72100_CLK_SSI2 3
|
||||
#define R7S72100_CLK_SSI3 2
|
||||
#define R7S72100_CLK_SSI4 1
|
||||
#define R7S72100_CLK_SSI5 0
|
||||
|
||||
/* MSTP12 */
|
||||
#define R7S72100_CLK_SDHI00 3
|
||||
|
|
@ -59,4 +106,8 @@
|
|||
#define R7S72100_CLK_SDHI10 1
|
||||
#define R7S72100_CLK_SDHI11 0
|
||||
|
||||
/* MSTP13 */
|
||||
#define R7S72100_CLK_PIX1 2
|
||||
#define R7S72100_CLK_PIX0 1
|
||||
|
||||
#endif /* __DT_BINDINGS_CLOCK_R7S72100_H__ */
|
||||
|
|
|
|||
Loading…
Reference in a new issue