mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-30 03:27:44 -04:00
MIPS: Loongson: Modify ChipConfig register definition
This patch is prepared for Multi-chip interconnection. Since each chip has a ChipConfig register, LOONGSON_CHIPCFG should be an array. Signed-off-by: Huacai Chen <[email protected]> Cc: John Crispin <[email protected]> Cc: Steven J. Hill <[email protected]> Cc: Aurelien Jarno <[email protected]> Cc: [email protected] Cc: Fuxin Zhang <[email protected]> Cc: Zhangjin Wu <[email protected]> Patchwork: https://patchwork.linux-mips.org/patch/7185/ Signed-off-by: Ralf Baechle <[email protected]>
This commit is contained in:
parent
bda4584cd9
commit
140e39c1e3
7 changed files with 28 additions and 14 deletions
|
|
@ -148,9 +148,9 @@ static void loongson2_cpu_wait(void)
|
|||
u32 cpu_freq;
|
||||
|
||||
spin_lock_irqsave(&loongson2_wait_lock, flags);
|
||||
cpu_freq = LOONGSON_CHIPCFG0;
|
||||
LOONGSON_CHIPCFG0 &= ~0x7; /* Put CPU into wait mode */
|
||||
LOONGSON_CHIPCFG0 = cpu_freq; /* Restore CPU state */
|
||||
cpu_freq = LOONGSON_CHIPCFG(0);
|
||||
LOONGSON_CHIPCFG(0) &= ~0x7; /* Put CPU into wait mode */
|
||||
LOONGSON_CHIPCFG(0) = cpu_freq; /* Restore CPU state */
|
||||
spin_unlock_irqrestore(&loongson2_wait_lock, flags);
|
||||
local_irq_enable();
|
||||
}
|
||||
|
|
|
|||
Loading…
Reference in a new issue