mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 02:32:09 -04:00
Merge branch 'devel' of master.kernel.org:/home/rmk/linux-2.6-arm
* 'devel' of master.kernel.org:/home/rmk/linux-2.6-arm: (407 commits) [ARM] pxafb: add support for overlay1 and overlay2 as framebuffer devices [ARM] pxafb: cleanup of the timing checking code [ARM] pxafb: cleanup of the color format manipulation code [ARM] pxafb: add palette format support for LCCR4_PAL_FOR_3 [ARM] pxafb: add support for FBIOPAN_DISPLAY by dma braching [ARM] pxafb: allow pxafb_set_par() to start from arbitrary yoffset [ARM] pxafb: allow video memory size to be configurable [ARM] pxa: add document on the MFP design and how to use it [ARM] sa1100_wdt: don't assume CLOCK_TICK_RATE to be a constant [ARM] rtc-sa1100: don't assume CLOCK_TICK_RATE to be a constant [ARM] pxa/tavorevb: update board support (smartpanel LCD + keypad) [ARM] pxa: Update eseries defconfig [ARM] 5352/1: add w90p910-plat config file [ARM] s3c: S3C options should depend on PLAT_S3C [ARM] mv78xx0: implement GPIO and GPIO interrupt support [ARM] Kirkwood: implement GPIO and GPIO interrupt support [ARM] Orion: share GPIO IRQ handling code [ARM] Orion: share GPIO handling code [ARM] s3c: define __io using the typesafe version [ARM] S3C64XX: Ensure CPU_V6 is selected ...
This commit is contained in:
commit
14a3c4ab0e
819 changed files with 34925 additions and 10317 deletions
|
|
@ -170,11 +170,7 @@ static char version[] __initdata =
|
|||
/* The cs8900 has 4 IRQ pins, software selectable. cs8900_irq_map maps
|
||||
them to system IRQ numbers. This mapping is card specific and is set to
|
||||
the configuration of the Cirrus Eval board for this chip. */
|
||||
#ifdef CONFIG_ARCH_CLPS7500
|
||||
static unsigned int netcard_portlist[] __used __initdata =
|
||||
{ 0x80090303, 0x300, 0x320, 0x340, 0x360, 0x200, 0x220, 0x240, 0x260, 0x280, 0x2a0, 0x2c0, 0x2e0, 0};
|
||||
static unsigned int cs8900_irq_map[] = {12,0,0,0};
|
||||
#elif defined(CONFIG_SH_HICOSH4)
|
||||
#if defined(CONFIG_SH_HICOSH4)
|
||||
static unsigned int netcard_portlist[] __used __initdata =
|
||||
{ 0x0300, 0};
|
||||
static unsigned int cs8900_irq_map[] = {1,0,0,0};
|
||||
|
|
|
|||
|
|
@ -22,9 +22,53 @@
|
|||
#include <net/irda/wrapper.h>
|
||||
#include <net/irda/irda_device.h>
|
||||
|
||||
#include <asm/dma.h>
|
||||
#include <mach/dma.h>
|
||||
#include <mach/irda.h>
|
||||
#include <mach/hardware.h>
|
||||
#include <mach/pxa-regs.h>
|
||||
#include <mach/regs-uart.h>
|
||||
|
||||
#define FICP __REG(0x40800000) /* Start of FICP area */
|
||||
#define ICCR0 __REG(0x40800000) /* ICP Control Register 0 */
|
||||
#define ICCR1 __REG(0x40800004) /* ICP Control Register 1 */
|
||||
#define ICCR2 __REG(0x40800008) /* ICP Control Register 2 */
|
||||
#define ICDR __REG(0x4080000c) /* ICP Data Register */
|
||||
#define ICSR0 __REG(0x40800014) /* ICP Status Register 0 */
|
||||
#define ICSR1 __REG(0x40800018) /* ICP Status Register 1 */
|
||||
|
||||
#define ICCR0_AME (1 << 7) /* Address match enable */
|
||||
#define ICCR0_TIE (1 << 6) /* Transmit FIFO interrupt enable */
|
||||
#define ICCR0_RIE (1 << 5) /* Recieve FIFO interrupt enable */
|
||||
#define ICCR0_RXE (1 << 4) /* Receive enable */
|
||||
#define ICCR0_TXE (1 << 3) /* Transmit enable */
|
||||
#define ICCR0_TUS (1 << 2) /* Transmit FIFO underrun select */
|
||||
#define ICCR0_LBM (1 << 1) /* Loopback mode */
|
||||
#define ICCR0_ITR (1 << 0) /* IrDA transmission */
|
||||
|
||||
#define ICCR2_RXP (1 << 3) /* Receive Pin Polarity select */
|
||||
#define ICCR2_TXP (1 << 2) /* Transmit Pin Polarity select */
|
||||
#define ICCR2_TRIG (3 << 0) /* Receive FIFO Trigger threshold */
|
||||
#define ICCR2_TRIG_8 (0 << 0) /* >= 8 bytes */
|
||||
#define ICCR2_TRIG_16 (1 << 0) /* >= 16 bytes */
|
||||
#define ICCR2_TRIG_32 (2 << 0) /* >= 32 bytes */
|
||||
|
||||
#ifdef CONFIG_PXA27x
|
||||
#define ICSR0_EOC (1 << 6) /* DMA End of Descriptor Chain */
|
||||
#endif
|
||||
#define ICSR0_FRE (1 << 5) /* Framing error */
|
||||
#define ICSR0_RFS (1 << 4) /* Receive FIFO service request */
|
||||
#define ICSR0_TFS (1 << 3) /* Transnit FIFO service request */
|
||||
#define ICSR0_RAB (1 << 2) /* Receiver abort */
|
||||
#define ICSR0_TUR (1 << 1) /* Trunsmit FIFO underun */
|
||||
#define ICSR0_EIF (1 << 0) /* End/Error in FIFO */
|
||||
|
||||
#define ICSR1_ROR (1 << 6) /* Receiver FIFO underrun */
|
||||
#define ICSR1_CRE (1 << 5) /* CRC error */
|
||||
#define ICSR1_EOF (1 << 4) /* End of frame */
|
||||
#define ICSR1_TNF (1 << 3) /* Transmit FIFO not full */
|
||||
#define ICSR1_RNE (1 << 2) /* Receive FIFO not empty */
|
||||
#define ICSR1_TBY (1 << 1) /* Tramsmiter busy flag */
|
||||
#define ICSR1_RSY (1 << 0) /* Recevier synchronized flag */
|
||||
|
||||
#define IrSR_RXPL_NEG_IS_ZERO (1<<4)
|
||||
#define IrSR_RXPL_POS_IS_ZERO 0x0
|
||||
|
|
|
|||
|
|
@ -36,7 +36,7 @@
|
|||
#include <net/irda/irda_device.h>
|
||||
|
||||
#include <asm/irq.h>
|
||||
#include <asm/dma.h>
|
||||
#include <mach/dma.h>
|
||||
#include <mach/hardware.h>
|
||||
#include <asm/mach/irda.h>
|
||||
|
||||
|
|
|
|||
|
|
@ -200,6 +200,9 @@ static inline void SMC_outsl(struct smc911x_local *lp, int reg,
|
|||
|
||||
|
||||
#ifdef SMC_USE_PXA_DMA
|
||||
|
||||
#include <mach/dma.h>
|
||||
|
||||
/*
|
||||
* Define the request and free functions
|
||||
* These are unfortunately architecture specific as no generic allocation
|
||||
|
|
|
|||
|
|
@ -493,7 +493,8 @@ struct smc_local {
|
|||
* as RX which can overrun memory and lose packets.
|
||||
*/
|
||||
#include <linux/dma-mapping.h>
|
||||
#include <asm/dma.h>
|
||||
#include <mach/dma.h>
|
||||
#include <mach/hardware.h>
|
||||
#include <mach/pxa-regs.h>
|
||||
|
||||
#ifdef SMC_insl
|
||||
|
|
|
|||
Loading…
Reference in a new issue