A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-07 12:25:00 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "mmc: cqhci: eMMC JEDEC v5.2 crypto spec addition"

Browse source
This commit is contained in:
qctecmdr 2020-10-22 04:15:34 -07:00 • committed by Gerrit - the friendly Code Review server
commit 1deb1342d6
1 changed files with 59 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

59
drivers/mmc/host/cqhci.h
View file

@ -22,6 +22,10 @@
/* capabilities */
#define CQHCI_CAP 0x04
#define CQHCI_CAP_CS (1 << 28)
#define CQHCI_CCAP 0x100
#define CQHCI_CRYPTOCAP 0x104
/* configuration */
#define CQHCI_CFG 0x08
#define CQHCI_DCMD 0x00001000
@ -149,6 +153,61 @@ struct mmc_host;
struct mmc_request;
struct cqhci_slot;
/* CCAP - Crypto Capability 100h */
union cqhci_crypto_capabilities {
__le32 reg_val;
struct {
u8 num_crypto_cap;
u8 config_count;
u8 reserved;
u8 config_array_ptr;
};
};
enum cqhci_crypto_key_size {
CQHCI_CRYPTO_KEY_SIZE_INVALID = 0x0,
CQHCI_CRYPTO_KEY_SIZE_128 = 0x1,
CQHCI_CRYPTO_KEY_SIZE_192 = 0x2,
CQHCI_CRYPTO_KEY_SIZE_256 = 0x3,
CQHCI_CRYPTO_KEY_SIZE_512 = 0x4,
};
enum cqhci_crypto_alg {
CQHCI_CRYPTO_ALG_AES_XTS = 0x0,
CQHCI_CRYPTO_ALG_BITLOCKER_AES_CBC = 0x1,
CQHCI_CRYPTO_ALG_AES_ECB = 0x2,
CQHCI_CRYPTO_ALG_ESSIV_AES_CBC = 0x3,
};
/* x-CRYPTOCAP - Crypto Capability X */
union cqhci_crypto_cap_entry {
__le32 reg_val;
struct {
u8 algorithm_id;
u8 sdus_mask; /* Supported data unit size mask */
u8 key_size;
u8 reserved;
};
};
#define CQHCI_CRYPTO_CONFIGURATION_ENABLE (1 << 7)
#define CQHCI_CRYPTO_KEY_MAX_SIZE 64
/* x-CRYPTOCFG - Crypto Configuration X */
union cqhci_crypto_cfg_entry {
__le32 reg_val[32];
struct {
u8 crypto_key[CQHCI_CRYPTO_KEY_MAX_SIZE];
u8 data_unit_size;
u8 crypto_cap_idx;
u8 reserved_1;
u8 config_enable;
u8 reserved_multi_host;
u8 reserved_2;
u8 vsb[2];
u8 reserved_3[56];
};
};
struct cqhci_host {
const struct cqhci_host_ops *ops;
void __iomem *mmio;