A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-25 14:13:01 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "dt-bindings: ufs: Add compitable string for V3 UFS PHY on SM6150"

Browse source
This commit is contained in:
qctecmdr 2021-01-21 01:09:19 -08:00 • committed by Gerrit - the friendly Code Review server
commit 250c79a85f
8 changed files with 16 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
bindings/clock/qcom,camcc.txt
View file

@ -14,6 +14,8 @@ Required properties :
"qcom,yupik-camcc"
"qcom,scshrike-camcc"
"qcom,scshrike-camcc-v2"
"qcom,sm6150-camcc"
"qcom,sa6155-camcc"
- reg : shall contain base register location and length.
- reg-names: names of registers listed in the same order as in

1
bindings/clock/qcom,debugcc.txt
View file

@ -12,6 +12,7 @@ Required properties :
"qcom,yupik-debugcc"
"qcom,sdxnightjar-debugcc"
"qcom,scshrike-debugcc"
"qcom,sm6150-debugcc"
- qcom,gcc: phandle to the GCC device node.
- qcom,videocc: phandle to the Video CC device node.

2
bindings/clock/qcom,dispcc.txt
View file

@ -14,6 +14,8 @@ Required properties :
"qcom,yupik-dispcc"
"qcom,scshrike-dispcc"
"qcom,scshrike-dispcc-v2"
"qcom,sm6150-dispcc"
"qcom,sa6155-dispcc"
- reg : shall contain base register location and length.
- #clock-cells : from common clock binding, shall contain 1.

2
bindings/clock/qcom,gcc.txt
View file

@ -35,6 +35,8 @@ Required properties :
"qcom,sdxnightjar-gcc"
"qcom,scshrike-gcc"
"qcom,scshrike-gcc-v2"
"qcom,sm6150-gcc"
"qcom,sa6155-gcc"
- reg : shall contain base register location and length
- vdd_cx-supply: The vdd_cx logic rail supply.

2
bindings/clock/qcom,gpucc.txt
View file

@ -10,6 +10,8 @@ Required properties :
"qcom,sa8155-gpucc"
"qcom,yupik-gpucc"
"qcom,scshrike-gpucc"
"qcom,sm6150-gpucc",
"qcom,sa6155-gpucc".
- reg: shall contain base register offset and size.
- reg-names: names of registers listed in the same order as in the reg property.

2
bindings/clock/qcom,scc.txt
View file

@ -8,6 +8,8 @@ Required properties:
"qcom,sa8155-scc-v2"
"qcom,sa8195-scc"
"qcom,sa8195-scc-v2"
"qcom,sm6150-scc"
"qcom,sa6155-scc"
- reg: shall contain base register location and length.
- vdd_scc_cx-supply: the logic rail supply.

2
bindings/clock/qcom,videocc.txt
View file

@ -12,6 +12,8 @@ Required properties :
"qcom,sa8155-videocc"
"qcom,sa8155-videocc-v2"
"qcom,yupik-videocc"
"qcom,sm6150-videocc"
"qcom,sa6155-videocc"
- reg : shall contain base register location and length
- #clock-cells : from common clock binding, shall contain 1.

3
bindings/ufs/ufs-qcom.txt
View file

@ -22,6 +22,9 @@ Required properties:
on SM8150 chipset.
"qcom,ufs-phy-qmp-v3" for V3 ufs phy
present on holi chipset.
"qcom,ufs-phy-qmp-v3-660" for V3 ufs phy present
on SM6150 chipset.
- reg : should contain PHY register address space (mandatory),
- reg-names : indicates various resources passed to driver (via reg proptery) by name.
Required "reg-names" is "phy_mem".