mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 10:41:38 -04:00
Fix common misspellings
Fixes generated by 'codespell' and manually reviewed. Signed-off-by: Lucas De Marchi <[email protected]>
This commit is contained in:
parent
6aba74f279
commit
25985edced
2463 changed files with 4252 additions and 4252 deletions
|
|
@ -157,7 +157,7 @@ void c2_ae_event(struct c2_dev *c2dev, u32 mq_index)
|
|||
int status;
|
||||
|
||||
/*
|
||||
* retreive the message
|
||||
* retrieve the message
|
||||
*/
|
||||
wr = c2_mq_consume(mq);
|
||||
if (!wr)
|
||||
|
|
|
|||
|
|
@ -612,7 +612,7 @@ void c2_free_qp(struct c2_dev *c2dev, struct c2_qp *qp)
|
|||
c2_unlock_cqs(send_cq, recv_cq);
|
||||
|
||||
/*
|
||||
* Destory qp in the rnic...
|
||||
* Destroy qp in the rnic...
|
||||
*/
|
||||
destroy_qp(c2dev, qp);
|
||||
|
||||
|
|
|
|||
|
|
@ -131,7 +131,7 @@ enum c2wr_ids {
|
|||
* All the preceding IDs are fixed, and must not change.
|
||||
* You can add new IDs, but must not remove or reorder
|
||||
* any IDs. If you do, YOU will ruin any hope of
|
||||
* compatability between versions.
|
||||
* compatibility between versions.
|
||||
*/
|
||||
CCWR_LAST,
|
||||
|
||||
|
|
@ -242,7 +242,7 @@ enum c2_acf {
|
|||
/*
|
||||
* to fix bug 1815 we define the max size allowable of the
|
||||
* terminate message (per the IETF spec).Refer to the IETF
|
||||
* protocal specification, section 12.1.6, page 64)
|
||||
* protocol specification, section 12.1.6, page 64)
|
||||
* The message is prefixed by 20 types of DDP info.
|
||||
*
|
||||
* Then the message has 6 bytes for the terminate control
|
||||
|
|
|
|||
|
|
@ -2392,7 +2392,7 @@ void ipath_shutdown_device(struct ipath_devdata *dd)
|
|||
/*
|
||||
* clear SerdesEnable and turn the leds off; do this here because
|
||||
* we are unloading, so don't count on interrupts to move along
|
||||
* Turn the LEDs off explictly for the same reason.
|
||||
* Turn the LEDs off explicitly for the same reason.
|
||||
*/
|
||||
dd->ipath_f_quiet_serdes(dd);
|
||||
|
||||
|
|
|
|||
|
|
@ -1972,7 +1972,7 @@ static int ipath_do_user_init(struct file *fp,
|
|||
* 0 to 1. So for those chips, we turn it off and then back on.
|
||||
* This will (very briefly) affect any other open ports, but the
|
||||
* duration is very short, and therefore isn't an issue. We
|
||||
* explictly set the in-memory tail copy to 0 beforehand, so we
|
||||
* explicitly set the in-memory tail copy to 0 beforehand, so we
|
||||
* don't have to wait to be sure the DMA update has happened
|
||||
* (chip resets head/tail to 0 on transition to enable).
|
||||
*/
|
||||
|
|
|
|||
|
|
@ -335,7 +335,7 @@ done:
|
|||
* @dd: the infinipath device
|
||||
*
|
||||
* sanity check at least some of the values after reset, and
|
||||
* ensure no receive or transmit (explictly, in case reset
|
||||
* ensure no receive or transmit (explicitly, in case reset
|
||||
* failed
|
||||
*/
|
||||
static int init_chip_reset(struct ipath_devdata *dd)
|
||||
|
|
|
|||
|
|
@ -86,7 +86,7 @@ static void ipath_ud_loopback(struct ipath_qp *sqp, struct ipath_swqe *swqe)
|
|||
}
|
||||
|
||||
/*
|
||||
* A GRH is expected to preceed the data even if not
|
||||
* A GRH is expected to precede the data even if not
|
||||
* present on the wire.
|
||||
*/
|
||||
length = swqe->length;
|
||||
|
|
@ -515,7 +515,7 @@ void ipath_ud_rcv(struct ipath_ibdev *dev, struct ipath_ib_header *hdr,
|
|||
}
|
||||
|
||||
/*
|
||||
* A GRH is expected to preceed the data even if not
|
||||
* A GRH is expected to precede the data even if not
|
||||
* present on the wire.
|
||||
*/
|
||||
wc.byte_len = tlen + sizeof(struct ib_grh);
|
||||
|
|
|
|||
|
|
@ -236,7 +236,7 @@ static int ipath_user_sdma_num_pages(const struct iovec *iov)
|
|||
return 1 + ((epage - spage) >> PAGE_SHIFT);
|
||||
}
|
||||
|
||||
/* truncate length to page boundry */
|
||||
/* truncate length to page boundary */
|
||||
static int ipath_user_sdma_page_length(unsigned long addr, unsigned long len)
|
||||
{
|
||||
const unsigned long offset = addr & ~PAGE_MASK;
|
||||
|
|
|
|||
|
|
@ -1397,7 +1397,7 @@ static void handle_fin_pkt(struct nes_cm_node *cm_node)
|
|||
cleanup_retrans_entry(cm_node);
|
||||
cm_node->state = NES_CM_STATE_CLOSING;
|
||||
send_ack(cm_node, NULL);
|
||||
/* Wait for ACK as this is simultanous close..
|
||||
/* Wait for ACK as this is simultaneous close..
|
||||
* After we receive ACK, do not send anything..
|
||||
* Just rm the node.. Done.. */
|
||||
break;
|
||||
|
|
|
|||
|
|
@ -80,7 +80,7 @@ static void nes_terminate_start_timer(struct nes_qp *nesqp);
|
|||
|
||||
#ifdef CONFIG_INFINIBAND_NES_DEBUG
|
||||
static unsigned char *nes_iwarp_state_str[] = {
|
||||
"Non-Existant",
|
||||
"Non-Existent",
|
||||
"Idle",
|
||||
"RTS",
|
||||
"Closing",
|
||||
|
|
@ -91,7 +91,7 @@ static unsigned char *nes_iwarp_state_str[] = {
|
|||
};
|
||||
|
||||
static unsigned char *nes_tcp_state_str[] = {
|
||||
"Non-Existant",
|
||||
"Non-Existent",
|
||||
"Closed",
|
||||
"Listen",
|
||||
"SYN Sent",
|
||||
|
|
|
|||
|
|
@ -902,7 +902,7 @@ static void nes_netdev_set_multicast_list(struct net_device *netdev)
|
|||
nes_write_indexed(nesdev, NES_IDX_NIC_UNICAST_ALL, nic_active);
|
||||
}
|
||||
|
||||
nes_debug(NES_DBG_NIC_RX, "Number of MC entries = %d, Promiscous = %d, All Multicast = %d.\n",
|
||||
nes_debug(NES_DBG_NIC_RX, "Number of MC entries = %d, Promiscuous = %d, All Multicast = %d.\n",
|
||||
mc_count, !!(netdev->flags & IFF_PROMISC),
|
||||
!!(netdev->flags & IFF_ALLMULTI));
|
||||
if (!mc_all_on) {
|
||||
|
|
|
|||
|
|
@ -653,7 +653,7 @@ struct diag_observer_list_elt;
|
|||
|
||||
/* device data struct now contains only "general per-device" info.
|
||||
* fields related to a physical IB port are in a qib_pportdata struct,
|
||||
* described above) while fields only used by a particualr chip-type are in
|
||||
* described above) while fields only used by a particular chip-type are in
|
||||
* a qib_chipdata struct, whose contents are opaque to this file.
|
||||
*/
|
||||
struct qib_devdata {
|
||||
|
|
|
|||
|
|
@ -1539,7 +1539,7 @@ done_chk_sdma:
|
|||
|
||||
/*
|
||||
* If process has NOT already set it's affinity, select and
|
||||
* reserve a processor for it, as a rendevous for all
|
||||
* reserve a processor for it, as a rendezvous for all
|
||||
* users of the driver. If they don't actually later
|
||||
* set affinity to this cpu, or set it to some other cpu,
|
||||
* it just means that sooner or later we don't recommend
|
||||
|
|
@ -1657,7 +1657,7 @@ static int qib_do_user_init(struct file *fp,
|
|||
* 0 to 1. So for those chips, we turn it off and then back on.
|
||||
* This will (very briefly) affect any other open ctxts, but the
|
||||
* duration is very short, and therefore isn't an issue. We
|
||||
* explictly set the in-memory tail copy to 0 beforehand, so we
|
||||
* explicitly set the in-memory tail copy to 0 beforehand, so we
|
||||
* don't have to wait to be sure the DMA update has happened
|
||||
* (chip resets head/tail to 0 on transition to enable).
|
||||
*/
|
||||
|
|
|
|||
|
|
@ -1799,7 +1799,7 @@ static int qib_6120_setup_reset(struct qib_devdata *dd)
|
|||
/*
|
||||
* Keep chip from being accessed until we are ready. Use
|
||||
* writeq() directly, to allow the write even though QIB_PRESENT
|
||||
* isnt' set.
|
||||
* isn't' set.
|
||||
*/
|
||||
dd->flags &= ~(QIB_INITTED | QIB_PRESENT);
|
||||
dd->int_counter = 0; /* so we check interrupts work again */
|
||||
|
|
@ -2171,7 +2171,7 @@ static void rcvctrl_6120_mod(struct qib_pportdata *ppd, unsigned int op,
|
|||
* Init the context registers also; if we were
|
||||
* disabled, tail and head should both be zero
|
||||
* already from the enable, but since we don't
|
||||
* know, we have to do it explictly.
|
||||
* know, we have to do it explicitly.
|
||||
*/
|
||||
val = qib_read_ureg32(dd, ur_rcvegrindextail, ctxt);
|
||||
qib_write_ureg(dd, ur_rcvegrindexhead, val, ctxt);
|
||||
|
|
|
|||
|
|
@ -2111,7 +2111,7 @@ static int qib_setup_7220_reset(struct qib_devdata *dd)
|
|||
/*
|
||||
* Keep chip from being accessed until we are ready. Use
|
||||
* writeq() directly, to allow the write even though QIB_PRESENT
|
||||
* isnt' set.
|
||||
* isn't' set.
|
||||
*/
|
||||
dd->flags &= ~(QIB_INITTED | QIB_PRESENT);
|
||||
dd->int_counter = 0; /* so we check interrupts work again */
|
||||
|
|
@ -2479,7 +2479,7 @@ static int qib_7220_set_ib_cfg(struct qib_pportdata *ppd, int which, u32 val)
|
|||
* we command the link down. As with width, only write the
|
||||
* actual register if the link is currently down, otherwise
|
||||
* takes effect on next link change. Since setting is being
|
||||
* explictly requested (via MAD or sysfs), clear autoneg
|
||||
* explicitly requested (via MAD or sysfs), clear autoneg
|
||||
* failure status if speed autoneg is enabled.
|
||||
*/
|
||||
ppd->link_speed_enabled = val;
|
||||
|
|
@ -2778,7 +2778,7 @@ static void rcvctrl_7220_mod(struct qib_pportdata *ppd, unsigned int op,
|
|||
* Init the context registers also; if we were
|
||||
* disabled, tail and head should both be zero
|
||||
* already from the enable, but since we don't
|
||||
* know, we have to do it explictly.
|
||||
* know, we have to do it explicitly.
|
||||
*/
|
||||
val = qib_read_ureg32(dd, ur_rcvegrindextail, ctxt);
|
||||
qib_write_ureg(dd, ur_rcvegrindexhead, val, ctxt);
|
||||
|
|
|
|||
|
|
@ -3299,7 +3299,7 @@ static int qib_do_7322_reset(struct qib_devdata *dd)
|
|||
/*
|
||||
* Keep chip from being accessed until we are ready. Use
|
||||
* writeq() directly, to allow the write even though QIB_PRESENT
|
||||
* isnt' set.
|
||||
* isn't' set.
|
||||
*/
|
||||
dd->flags &= ~(QIB_INITTED | QIB_PRESENT | QIB_BADINTR);
|
||||
dd->flags |= QIB_DOING_RESET;
|
||||
|
|
@ -3727,7 +3727,7 @@ static int qib_7322_set_ib_cfg(struct qib_pportdata *ppd, int which, u32 val)
|
|||
/*
|
||||
* As with width, only write the actual register if the
|
||||
* link is currently down, otherwise takes effect on next
|
||||
* link change. Since setting is being explictly requested
|
||||
* link change. Since setting is being explicitly requested
|
||||
* (via MAD or sysfs), clear autoneg failure status if speed
|
||||
* autoneg is enabled.
|
||||
*/
|
||||
|
|
@ -4163,7 +4163,7 @@ static void rcvctrl_7322_mod(struct qib_pportdata *ppd, unsigned int op,
|
|||
* Init the context registers also; if we were
|
||||
* disabled, tail and head should both be zero
|
||||
* already from the enable, but since we don't
|
||||
* know, we have to do it explictly.
|
||||
* know, we have to do it explicitly.
|
||||
*/
|
||||
val = qib_read_ureg32(dd, ur_rcvegrindextail, ctxt);
|
||||
qib_write_ureg(dd, ur_rcvegrindexhead, val, ctxt);
|
||||
|
|
@ -7483,7 +7483,7 @@ static int serdes_7322_init_new(struct qib_pportdata *ppd)
|
|||
/* Baseline Wander Correction Gain [13:4-0] (leave as default) */
|
||||
/* Baseline Wander Correction Gain [3:7-5] (leave as default) */
|
||||
/* Data Rate Select [5:7-6] (leave as default) */
|
||||
/* RX Parralel Word Width [3:10-8] (leave as default) */
|
||||
/* RX Parallel Word Width [3:10-8] (leave as default) */
|
||||
|
||||
/* RX REST */
|
||||
/* Single- or Multi-channel reset */
|
||||
|
|
|
|||
|
|
@ -346,7 +346,7 @@ done:
|
|||
* @dd: the qlogic_ib device
|
||||
*
|
||||
* sanity check at least some of the values after reset, and
|
||||
* ensure no receive or transmit (explictly, in case reset
|
||||
* ensure no receive or transmit (explicitly, in case reset
|
||||
* failed
|
||||
*/
|
||||
static int init_after_reset(struct qib_devdata *dd)
|
||||
|
|
|
|||
|
|
@ -73,7 +73,7 @@ struct ib_mad_notice_attr {
|
|||
|
||||
struct {
|
||||
__be16 reserved;
|
||||
__be16 lid; /* LID where change occured */
|
||||
__be16 lid; /* LID where change occurred */
|
||||
u8 reserved2;
|
||||
u8 local_changes; /* low bit - local changes */
|
||||
__be32 new_cap_mask; /* new capability mask */
|
||||
|
|
|
|||
|
|
@ -41,7 +41,7 @@
|
|||
* QLogic_IB "Two Wire Serial Interface" driver.
|
||||
* Originally written for a not-quite-i2c serial eeprom, which is
|
||||
* still used on some supported boards. Later boards have added a
|
||||
* variety of other uses, most board-specific, so teh bit-boffing
|
||||
* variety of other uses, most board-specific, so the bit-boffing
|
||||
* part has been split off to this file, while the other parts
|
||||
* have been moved to chip-specific files.
|
||||
*
|
||||
|
|
|
|||
|
|
@ -116,7 +116,7 @@ static void qib_ud_loopback(struct qib_qp *sqp, struct qib_swqe *swqe)
|
|||
}
|
||||
|
||||
/*
|
||||
* A GRH is expected to preceed the data even if not
|
||||
* A GRH is expected to precede the data even if not
|
||||
* present on the wire.
|
||||
*/
|
||||
length = swqe->length;
|
||||
|
|
@ -520,7 +520,7 @@ void qib_ud_rcv(struct qib_ibport *ibp, struct qib_ib_header *hdr,
|
|||
goto drop;
|
||||
|
||||
/*
|
||||
* A GRH is expected to preceed the data even if not
|
||||
* A GRH is expected to precede the data even if not
|
||||
* present on the wire.
|
||||
*/
|
||||
wc.byte_len = tlen + sizeof(struct ib_grh);
|
||||
|
|
|
|||
|
|
@ -239,7 +239,7 @@ static int qib_user_sdma_num_pages(const struct iovec *iov)
|
|||
}
|
||||
|
||||
/*
|
||||
* Truncate length to page boundry.
|
||||
* Truncate length to page boundary.
|
||||
*/
|
||||
static int qib_user_sdma_page_length(unsigned long addr, unsigned long len)
|
||||
{
|
||||
|
|
|
|||
|
|
@ -91,7 +91,7 @@
|
|||
#define SIZE_4K (1UL << SHIFT_4K)
|
||||
#define MASK_4K (~(SIZE_4K-1))
|
||||
|
||||
/* support upto 512KB in one RDMA */
|
||||
/* support up to 512KB in one RDMA */
|
||||
#define ISCSI_ISER_SG_TABLESIZE (0x80000 >> SHIFT_4K)
|
||||
#define ISER_DEF_CMD_PER_LUN 128
|
||||
|
||||
|
|
|
|||
Loading…
Reference in a new issue