mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-09 05:39:54 -04:00
Merge "ARM: dts: msm: Add LCD Video mode support on holi"
This commit is contained in:
commit
28c5a52489
2 changed files with 115 additions and 0 deletions
|
|
@ -25,6 +25,14 @@
|
|||
qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;
|
||||
};
|
||||
|
||||
&dsi_sharp_qsync_fhd_video {
|
||||
qcom,panel-supply-entries = <&dsi_panel_pwr_supply_labibb>;
|
||||
qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_wled";
|
||||
qcom,mdss-dsi-bl-min-level = <1>;
|
||||
qcom,mdss-dsi-bl-max-level = <255>;
|
||||
qcom,platform-reset-gpio = <&pm6150l_gpios 9 0>;
|
||||
};
|
||||
|
||||
&sde_dsi {
|
||||
qcom,dsi-default-panel = <&dsi_rm69299_visionox_amoled_video>;
|
||||
};
|
||||
|
|
|
|||
|
|
@ -5,6 +5,7 @@
|
|||
#include "dsi-panel-r66451-dsc-fhd-plus-video.dtsi"
|
||||
#include "dsi-panel-r66451-dsc-fhd-plus-90hz-cmd.dtsi"
|
||||
#include "dsi-panel-r66451-dsc-fhd-plus-90hz-video.dtsi"
|
||||
#include "dsi-panel-sharp-qsync-fhd-video.dtsi"
|
||||
#include <dt-bindings/clock/mdss-10nm-pll-clk.h>
|
||||
|
||||
&soc {
|
||||
|
|
@ -52,6 +53,40 @@
|
|||
};
|
||||
};
|
||||
|
||||
dsi_panel_pwr_supply_labibb: dsi_panel_pwr_supply_labibb {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
||||
qcom,panel-supply-entry@0 {
|
||||
reg = <0>;
|
||||
qcom,supply-name = "vddio";
|
||||
qcom,supply-min-voltage = <1800000>;
|
||||
qcom,supply-max-voltage = <1800000>;
|
||||
qcom,supply-enable-load = <62000>;
|
||||
qcom,supply-disable-load = <80>;
|
||||
qcom,supply-post-on-sleep = <20>;
|
||||
};
|
||||
|
||||
qcom,panel-supply-entry@1 {
|
||||
reg = <1>;
|
||||
qcom,supply-name = "lab";
|
||||
qcom,supply-min-voltage = <4600000>;
|
||||
qcom,supply-max-voltage = <6000000>;
|
||||
qcom,supply-enable-load = <0>;
|
||||
qcom,supply-disable-load = <0>;
|
||||
};
|
||||
|
||||
qcom,panel-supply-entry@2 {
|
||||
reg = <2>;
|
||||
qcom,supply-name = "ibb";
|
||||
qcom,supply-min-voltage = <4600000>;
|
||||
qcom,supply-max-voltage = <6000000>;
|
||||
qcom,supply-enable-load = <0>;
|
||||
qcom,supply-disable-load = <0>;
|
||||
qcom,supply-post-on-sleep = <20>;
|
||||
};
|
||||
};
|
||||
|
||||
sde_dsi: qcom,dsi-display-primary {
|
||||
compatible = "qcom,dsi-display";
|
||||
label = "primary";
|
||||
|
|
@ -192,3 +227,75 @@
|
|||
};
|
||||
};
|
||||
};
|
||||
|
||||
&dsi_sharp_qsync_fhd_video {
|
||||
qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0";
|
||||
qcom,mdss-dsi-t-clk-post = <0x0c>;
|
||||
qcom,mdss-dsi-t-clk-pre = <0x2c>;
|
||||
qcom,dsi-ctrl-num = <0>;
|
||||
qcom,dsi-phy-num = <0>;
|
||||
qcom,mdss-dsi-display-timings {
|
||||
timing@0 {
|
||||
qcom,mdss-dsi-panel-width = <1080>;
|
||||
qcom,mdss-dsi-panel-phy-timings = [00 1A 06 06 22 20 07
|
||||
07 07 02 04 00];
|
||||
qcom,display-topology = <1 1 1>;
|
||||
qcom,default-topology-index = <0>;
|
||||
qcom,mdss-dsi-on-command = [
|
||||
39 01 00 00 00 00 02 ff d0
|
||||
39 01 00 00 00 00 02 75 40
|
||||
39 01 00 00 10 00 02 f1 40
|
||||
39 01 00 00 00 00 02 ff 10
|
||||
39 01 00 00 10 00 06 2c 01 02 04 08 10
|
||||
39 01 00 00 00 00 02 ff d0
|
||||
39 01 00 00 00 00 02 75 00
|
||||
39 01 00 00 10 00 02 f1 00
|
||||
/* Initial Setting */
|
||||
39 01 00 00 00 00 02 ff 10
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 ba 07
|
||||
39 01 00 00 00 00 02 bc 08
|
||||
39 01 00 00 00 00 02 c0 85
|
||||
39 01 00 00 00 00 11 c1 89 28 00 08 02
|
||||
00 02 0e 00 bb 00 07 0d b7 0c b7
|
||||
39 01 00 00 00 00 03 c2 10 f0
|
||||
39 01 00 00 00 00 02 d5 00
|
||||
39 01 00 00 00 00 02 d6 00
|
||||
39 01 00 00 00 00 02 de 00
|
||||
39 01 00 00 00 00 02 e1 00
|
||||
39 01 00 00 00 00 02 e5 01
|
||||
39 01 00 00 00 00 02 bb 03
|
||||
39 01 00 00 00 00 02 f6 70
|
||||
39 01 00 00 00 00 02 f7 80
|
||||
39 01 00 00 00 00 05 be 00 10 00 10
|
||||
39 01 00 00 00 00 02 35 00
|
||||
39 01 00 00 00 00 02 44 00
|
||||
39 01 00 00 00 00 02 ff 20
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 87 02
|
||||
39 01 00 00 00 00 02 5d 00
|
||||
39 01 00 00 00 00 02 5e 14
|
||||
39 01 00 00 00 00 02 5f eb
|
||||
39 01 00 00 00 00 02 ff 26
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 60 00
|
||||
39 01 00 00 00 00 02 62 01
|
||||
39 01 00 00 00 00 02 40 00
|
||||
39 01 00 00 00 00 02 ff 28
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 91 02
|
||||
39 01 00 00 00 00 02 ff e0
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 48 81
|
||||
39 01 00 00 00 00 02 8e 09
|
||||
39 01 00 00 00 00 02 ff f0
|
||||
39 01 00 00 00 00 02 fb 01
|
||||
39 01 00 00 00 00 02 33 20
|
||||
39 01 00 00 00 00 02 34 35
|
||||
39 01 00 00 00 00 02 ff 10
|
||||
05 01 00 00 78 00 01 11
|
||||
05 01 00 00 78 00 01 29
|
||||
];
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in a new issue