mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-24 21:54:34 -04:00
drm/amdgpu: cleanup VA IOCTL
Remove the unnecessary returned status and make the IOCTL write only. Signed-off-by: Christian König <christian.koenig@amd.com> Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
6c7fc503a4
commit
34b5f6a6d6
2 changed files with 23 additions and 59 deletions
|
|
@ -55,7 +55,7 @@
|
|||
#define DRM_IOCTL_AMDGPU_INFO DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_INFO, struct drm_amdgpu_info)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_METADATA DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_METADATA, struct drm_amdgpu_gem_metadata)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_WAIT_IDLE DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_WAIT_IDLE, union drm_amdgpu_gem_wait_idle)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_VA DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_VA, union drm_amdgpu_gem_va)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_VA DRM_IOW(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_VA, struct drm_amdgpu_gem_va)
|
||||
#define DRM_IOCTL_AMDGPU_WAIT_CS DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_WAIT_CS, union drm_amdgpu_wait_cs)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_OP DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_OP, struct drm_amdgpu_gem_op)
|
||||
#define DRM_IOCTL_AMDGPU_GEM_USERPTR DRM_IOWR(DRM_COMMAND_BASE + DRM_AMDGPU_GEM_USERPTR, struct drm_amdgpu_gem_userptr)
|
||||
|
|
@ -290,10 +290,6 @@ struct drm_amdgpu_gem_op {
|
|||
#define AMDGPU_VA_OP_MAP 1
|
||||
#define AMDGPU_VA_OP_UNMAP 2
|
||||
|
||||
#define AMDGPU_VA_RESULT_OK 0
|
||||
#define AMDGPU_VA_RESULT_ERROR 1
|
||||
#define AMDGPU_VA_RESULT_VA_INVALID_ALIGNMENT 2
|
||||
|
||||
/* Mapping flags */
|
||||
/* readable mapping */
|
||||
#define AMDGPU_VM_PAGE_READABLE (1 << 1)
|
||||
|
|
@ -302,7 +298,7 @@ struct drm_amdgpu_gem_op {
|
|||
/* executable mapping, new for VI */
|
||||
#define AMDGPU_VM_PAGE_EXECUTABLE (1 << 3)
|
||||
|
||||
struct drm_amdgpu_gem_va_in {
|
||||
struct drm_amdgpu_gem_va {
|
||||
/* GEM object handle */
|
||||
uint32_t handle;
|
||||
uint32_t _pad;
|
||||
|
|
@ -319,16 +315,6 @@ struct drm_amdgpu_gem_va_in {
|
|||
uint64_t map_size;
|
||||
};
|
||||
|
||||
struct drm_amdgpu_gem_va_out {
|
||||
uint32_t result;
|
||||
uint32_t _pad;
|
||||
};
|
||||
|
||||
union drm_amdgpu_gem_va {
|
||||
struct drm_amdgpu_gem_va_in in;
|
||||
struct drm_amdgpu_gem_va_out out;
|
||||
};
|
||||
|
||||
#define AMDGPU_HW_IP_GFX 0
|
||||
#define AMDGPU_HW_IP_COMPUTE 1
|
||||
#define AMDGPU_HW_IP_DMA 2
|
||||
|
|
|
|||
Loading…
Reference in a new issue