pinctrl: qcom: Update configuration for Shima

Update pinctrl configuration for Shima, to match the
latest released configuration.

Change-Id: I1537735755e1a0384a9c48dca6184a85b49b2237
Signed-off-by: Mukesh Ojha <mojha@codeaurora.org>
This commit is contained in:
Mukesh Ojha 2020-06-08 17:22:58 +05:30 • committed by Gerrit - the friendly Code Review server
commit 39b9853678

View file

@ -713,8 +713,6 @@ enum shima_functions {
msm_mux_qup7,
msm_mux_qup8,
msm_mux_qup9,
msm_mux_qup_l0,
msm_mux_qup_l1,
msm_mux_qup_l4,
msm_mux_qup_l5,
msm_mux_qup_l6,
@ -1242,12 +1240,6 @@ static const char * const qup8_groups[] = {
static const char * const qup9_groups[] = {
"gpio60", "gpio61", "gpio62", "gpio63",
};
static const char * const qup_l0_groups[] = {
"gpio107",
};
static const char * const qup_l1_groups[] = {
"gpio108",
};
static const char * const qup_l4_groups[] = {
"gpio2", "gpio6", "gpio58",
};
@ -1441,9 +1433,7 @@ static const struct msm_function shima_functions[] = {
FUNCTION(cci_async),
FUNCTION(qdss_gpio6),
FUNCTION(cci_i2c),
FUNCTION(qup_l0),
FUNCTION(qdss_gpio7),
FUNCTION(qup_l1),
FUNCTION(qdss_gpio8),
FUNCTION(qdss_gpio),
FUNCTION(qdss_gpio9),
@ -1699,9 +1689,9 @@ static const struct msm_pingroup shima_groups[] = {
0xCC014, 9),
[106] = PINGROUP(106, cci_async, NA, NA, qdss_gpio6, NA, NA, NA, NA,
NA, 0, -1),
[107] = PINGROUP(107, cci_i2c, qup_l0, NA, qdss_gpio7, NA, NA, NA, NA,
[107] = PINGROUP(107, cci_i2c, NA, NA, qdss_gpio7, NA, NA, NA, NA,
NA, 0xCC014, 10),
[108] = PINGROUP(108, cci_i2c, qup_l1, NA, qdss_gpio8, NA, NA, NA, NA,
[108] = PINGROUP(108, cci_i2c, NA, NA, qdss_gpio8, NA, NA, NA, NA,
NA, 0, -1),
[109] = PINGROUP(109, cci_i2c, NA, NA, qdss_gpio, NA, NA, NA, NA, NA,
0, -1),