mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-25 14:13:01 -04:00
[PATCH] ppc32: add dcr_base field to ocp_func_mal_data
Add dcr_base field to ocp_func_mal_data. This is preparation step for the new EMAC driver. Signed-off-by: Eugene Surovegin <ebs@ebshome.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
parent
28fa031e76
commit
3a0a401b40
9 changed files with 11 additions and 0 deletions
|
|
@ -147,6 +147,7 @@ struct ocp_func_mal_data {
|
|||
int txde_irq; /* TX Descriptor Error IRQ */
|
||||
int rxde_irq; /* RX Descriptor Error IRQ */
|
||||
int serr_irq; /* MAL System Error IRQ */
|
||||
int dcr_base; /* MALx_CFG DCR number */
|
||||
};
|
||||
|
||||
#define OCP_SYSFS_MAL_DATA() \
|
||||
|
|
@ -157,6 +158,7 @@ OCP_SYSFS_ADDTL(struct ocp_func_mal_data, "%d\n", mal, rxeob_irq) \
|
|||
OCP_SYSFS_ADDTL(struct ocp_func_mal_data, "%d\n", mal, txde_irq) \
|
||||
OCP_SYSFS_ADDTL(struct ocp_func_mal_data, "%d\n", mal, rxde_irq) \
|
||||
OCP_SYSFS_ADDTL(struct ocp_func_mal_data, "%d\n", mal, serr_irq) \
|
||||
OCP_SYSFS_ADDTL(struct ocp_func_mal_data, "%d\n", mal, dcr_base) \
|
||||
\
|
||||
void ocp_show_mal_data(struct device *dev) \
|
||||
{ \
|
||||
|
|
@ -167,6 +169,7 @@ void ocp_show_mal_data(struct device *dev) \
|
|||
device_create_file(dev, &dev_attr_mal_txde_irq); \
|
||||
device_create_file(dev, &dev_attr_mal_rxde_irq); \
|
||||
device_create_file(dev, &dev_attr_mal_serr_irq); \
|
||||
device_create_file(dev, &dev_attr_mal_dcr_base); \
|
||||
}
|
||||
|
||||
/*
|
||||
|
|
|
|||
Loading…
Reference in a new issue