mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-14 08:36:12 -04:00
Merge "ARM: dts: msm: Add USB nodes for Yupik"
This commit is contained in:
commit
4019da0464
4 changed files with 146 additions and 0 deletions
|
|
@ -7,5 +7,6 @@
|
|||
#gpio-cells = <2>;
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
wakeup-parent = <&pdc>;
|
||||
};
|
||||
};
|
||||
|
|
|
|||
|
|
@ -10,6 +10,31 @@
|
|||
wdog: qcom,wdt@17c10000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
usb_emu_phy_0: usb_emu_phy@a720000 {
|
||||
compatible = "qcom,usb-emu-phy";
|
||||
reg = <0x0a720000 0x9500>;
|
||||
|
||||
qcom,emu-init-seq = <0xffff 0x4
|
||||
0xfff0 0x4
|
||||
0x100000 0x20
|
||||
0x0 0x20
|
||||
0x101f0 0x20
|
||||
0x100000 0x3c
|
||||
0x0 0x3c
|
||||
0x10060 0x3c
|
||||
0x0 0x4>;
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
&usb0 {
|
||||
/delete-property/ extcon;
|
||||
dwc3@a600000 {
|
||||
usb-phy = <&usb_emu_phy_0>, <&usb_nop_phy>;
|
||||
maximum-speed = "high-speed";
|
||||
dr_mode = "peripheral";
|
||||
};
|
||||
};
|
||||
|
||||
&ufsphy_mem {
|
||||
|
|
|
|||
68
qcom/yupik-usb.dtsi
Normal file
68
qcom/yupik-usb.dtsi
Normal file
|
|
@ -0,0 +1,68 @@
|
|||
#include <dt-bindings/clock/qcom,gcc-yupik.h>
|
||||
|
||||
&soc {
|
||||
/* Primary USB port related controller */
|
||||
usb0: ssusb@a600000 {
|
||||
compatible = "qcom,dwc-usb3-msm";
|
||||
reg = <0xa600000 0x100000>;
|
||||
reg-names = "core_base";
|
||||
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
interrupts-extended = <&pdc 14 IRQ_TYPE_EDGE_RISING>,
|
||||
<&intc GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<&pdc 17 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<&pdc 15 IRQ_TYPE_EDGE_RISING>;
|
||||
interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
|
||||
"ss_phy_irq", "dm_hs_phy_irq";
|
||||
qcom,use-pdc-interrupts;
|
||||
|
||||
USB3_GDSC-supply = <&gcc_usb30_prim_gdsc>;
|
||||
clocks = <&gcc GCC_USB30_PRIM_MASTER_CLK>,
|
||||
<&gcc GCC_CFG_NOC_USB3_PRIM_AXI_CLK>,
|
||||
<&gcc GCC_AGGRE_USB3_PRIM_AXI_CLK>,
|
||||
<&gcc GCC_USB30_PRIM_MOCK_UTMI_CLK>,
|
||||
<&gcc GCC_USB30_PRIM_SLEEP_CLK>;
|
||||
clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
|
||||
"utmi_clk", "sleep_clk";
|
||||
|
||||
resets = <&gcc GCC_USB30_PRIM_BCR>;
|
||||
reset-names = "core_reset";
|
||||
|
||||
qcom,core-clk-rate = <200000000>;
|
||||
qcom,core-clk-rate-hs = <66666667>;
|
||||
qcom,num-gsi-evt-buffs = <0x3>;
|
||||
qcom,gsi-reg-offset =
|
||||
<0x0fc /* GSI_GENERAL_CFG */
|
||||
0x110 /* GSI_DBL_ADDR_L */
|
||||
0x120 /* GSI_DBL_ADDR_H */
|
||||
0x130 /* GSI_RING_BASE_ADDR_L */
|
||||
0x144 /* GSI_RING_BASE_ADDR_H */
|
||||
0x1a4>; /* GSI_IF_STS */
|
||||
qcom,dwc-usb3-msm-tx-fifo-size = <21288>;
|
||||
|
||||
dwc3@a600000 {
|
||||
compatible = "snps,dwc3";
|
||||
reg = <0xa600000 0xcd00>;
|
||||
interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>;
|
||||
linux,sysdev_is_parent;
|
||||
snps,disable-clk-gating;
|
||||
snps,has-lpm-erratum;
|
||||
snps,hird-threshold = /bits/ 8 <0x0>;
|
||||
snps,is-utmi-l1-suspend;
|
||||
snps,dis-u1-entry-quirk;
|
||||
snps,dis-u2-entry-quirk;
|
||||
snps,dis_u2_susphy_quirk;
|
||||
snps,ssp-u3-u0-quirk;
|
||||
tx-fifo-resize;
|
||||
maximum-speed = "super-speed";
|
||||
dr_mode = "otg";
|
||||
};
|
||||
};
|
||||
|
||||
usb_nop_phy: usb_nop_phy {
|
||||
compatible = "usb-nop-xceiv";
|
||||
};
|
||||
};
|
||||
|
|
@ -10,6 +10,7 @@
|
|||
#include <dt-bindings/interconnect/qcom,yupik.h>
|
||||
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
||||
#include <dt-bindings/soc/qcom,ipcc.h>
|
||||
#include <dt-bindings/soc/qcom,rpmh-rsc.h>
|
||||
#include <dt-bindings/gpio/gpio.h>
|
||||
|
||||
/ {
|
||||
|
|
@ -326,6 +327,19 @@
|
|||
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_LOW>;
|
||||
};
|
||||
|
||||
pdc: interrupt-controller@b220000 {
|
||||
compatible = "qcom,yupik-pdc";
|
||||
reg = <0xb220000 0x30000>, <0x17c000f0 0x60>;
|
||||
qcom,pdc-ranges = <0 480 40>, <40 140 14>, <54 263 1>,
|
||||
<55 306 4>, <59 312 3>, <62 374 2>,
|
||||
<64 434 2>, <66 438 3>, <69 86 1>,
|
||||
<70 520 54>, <124 609 31>, <155 63 1>,
|
||||
<156 716 12>;
|
||||
#interrupt-cells = <2>;
|
||||
interrupt-parent = <&intc>;
|
||||
interrupt-controller;
|
||||
};
|
||||
|
||||
wdog: qcom,wdt@17c10000 {
|
||||
compatible = "qcom,msm-watchdog";
|
||||
reg = <0x17c10000 0x1000>;
|
||||
|
|
@ -759,6 +773,42 @@
|
|||
compatible = "qcom,yupik-epss-l3-cpu";
|
||||
#interconnect-cells = <1>;
|
||||
};
|
||||
|
||||
apps_rsc: rsc@18200000 {
|
||||
label = "apps_rsc";
|
||||
compatible = "qcom,rpmh-rsc";
|
||||
reg = <0x18200000 0x10000>,
|
||||
<0x18210000 0x10000>,
|
||||
<0x18220000 0x10000>;
|
||||
reg-names = "drv-0", "drv-1", "drv-2";
|
||||
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>,
|
||||
<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH>;
|
||||
qcom,tcs-offset = <0xd00>;
|
||||
qcom,drv-id = <2>;
|
||||
qcom,tcs-config = <ACTIVE_TCS 2>,
|
||||
<SLEEP_TCS 3>,
|
||||
<WAKE_TCS 3>,
|
||||
<CONTROL_TCS 0>;
|
||||
|
||||
system_pm {
|
||||
compatible = "qcom,system-pm";
|
||||
};
|
||||
};
|
||||
|
||||
disp_rsc: rsc@af20000 {
|
||||
label = "disp_rsc";
|
||||
compatible = "qcom,rpmh-rsc";
|
||||
reg = <0xaf20000 0x10000>;
|
||||
reg-names = "drv-0";
|
||||
interrupts = <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>;
|
||||
qcom,tcs-offset = <0x1c00>;
|
||||
qcom,drv-id = <0>;
|
||||
qcom,tcs-config = <ACTIVE_TCS 0>,
|
||||
<SLEEP_TCS 1>,
|
||||
<WAKE_TCS 1>,
|
||||
<CONTROL_TCS 0>;
|
||||
};
|
||||
};
|
||||
|
||||
#include "shima-gdsc.dtsi"
|
||||
|
|
@ -880,3 +930,5 @@
|
|||
compatible = "regulator-fixed";
|
||||
status = "ok"
|
||||
};
|
||||
|
||||
#include "yupik-usb.dtsi"
|
||||
|
|
|
|||
Loading…
Reference in a new issue