mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 10:41:38 -04:00
sh: SH-MobileR SH7722 CPU support.
This adds CPU support for the SH7722. Signed-off-by: Paul Mundt <[email protected]>
This commit is contained in:
parent
5432143464
commit
41504c3972
22 changed files with 284 additions and 20 deletions
|
|
@ -16,9 +16,8 @@
|
|||
|
||||
static void __init check_bugs(void)
|
||||
{
|
||||
extern char *get_cpu_subtype(void);
|
||||
extern unsigned long loops_per_jiffy;
|
||||
char *p= &init_utsname()->machine[2]; /* "sh" */
|
||||
char *p = &init_utsname()->machine[2]; /* "sh" */
|
||||
|
||||
cpu_data->loops_per_jiffy = loops_per_jiffy;
|
||||
|
||||
|
|
@ -40,6 +39,15 @@ static void __init check_bugs(void)
|
|||
*p++ = '4';
|
||||
*p++ = 'a';
|
||||
break;
|
||||
case CPU_SH73180 ... CPU_SH7722:
|
||||
*p++ = '4';
|
||||
*p++ = 'a';
|
||||
*p++ = 'l';
|
||||
*p++ = '-';
|
||||
*p++ = 'd';
|
||||
*p++ = 's';
|
||||
*p++ = 'p';
|
||||
break;
|
||||
default:
|
||||
*p++ = '?';
|
||||
*p++ = '!';
|
||||
|
|
|
|||
|
|
@ -22,7 +22,7 @@
|
|||
#define CCR_CACHE_ICE 0x0100 /* Instruction Cache Enable */
|
||||
#define CCR_CACHE_ICI 0x0800 /* IC Invalidate */
|
||||
#define CCR_CACHE_IIX 0x8000 /* IC Index Enable */
|
||||
#ifndef CONFIG_CPU_SUBTYPE_SH7780
|
||||
#ifndef CONFIG_CPU_SH4A
|
||||
#define CCR_CACHE_EMODE 0x80000000 /* EMODE Enable */
|
||||
#endif
|
||||
|
||||
|
|
|
|||
|
|
@ -10,7 +10,7 @@
|
|||
#ifndef __ASM_CPU_SH4_FREQ_H
|
||||
#define __ASM_CPU_SH4_FREQ_H
|
||||
|
||||
#if defined(CONFIG_CPU_SUBTYPE_SH73180)
|
||||
#if defined(CONFIG_CPU_SUBTYPE_SH73180) || defined(CONFIG_CPU_SUBTYPE_SH7722)
|
||||
#define FRQCR 0xa4150000
|
||||
#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
|
||||
#define FRQCR 0xffc80000
|
||||
|
|
|
|||
|
|
@ -37,7 +37,8 @@
|
|||
# define ONCHIP_NR_IRQS 144
|
||||
#elif defined(CONFIG_CPU_SUBTYPE_SH7300) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH73180) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7343)
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7343) || \
|
||||
defined(CONFIG_CPU_SUBTYPE_SH7722)
|
||||
# define ONCHIP_NR_IRQS 109
|
||||
#elif defined(CONFIG_CPU_SUBTYPE_SH7780)
|
||||
# define ONCHIP_NR_IRQS 111
|
||||
|
|
@ -79,6 +80,8 @@
|
|||
# define OFFCHIP_NR_IRQS 16
|
||||
#elif defined(CONFIG_SH_7343_SOLUTION_ENGINE)
|
||||
# define OFFCHIP_NR_IRQS 12
|
||||
#elif defined(CONFIG_SH_7722_SOLUTION_ENGINE)
|
||||
# define OFFCHIP_NR_IRQS 14
|
||||
#elif defined(CONFIG_SH_UNKNOWN)
|
||||
# define OFFCHIP_NR_IRQS 16 /* Must also be last */
|
||||
#else
|
||||
|
|
|
|||
|
|
@ -27,6 +27,8 @@
|
|||
#define CCN_CVR 0xff000040
|
||||
#define CCN_PRR 0xff000044
|
||||
|
||||
const char *get_cpu_subtype(void);
|
||||
|
||||
/*
|
||||
* CPU type and hardware bug flags. Kept separately for each CPU.
|
||||
*
|
||||
|
|
@ -52,8 +54,10 @@ enum cpu_type {
|
|||
CPU_SH7760, CPU_ST40RA, CPU_ST40GX1, CPU_SH4_202, CPU_SH4_501,
|
||||
|
||||
/* SH-4A types */
|
||||
CPU_SH73180, CPU_SH7343, CPU_SH7770, CPU_SH7780, CPU_SH7781,
|
||||
CPU_SH7785,
|
||||
CPU_SH7770, CPU_SH7780, CPU_SH7781, CPU_SH7785,
|
||||
|
||||
/* SH4AL-DSP types */
|
||||
CPU_SH73180, CPU_SH7343, CPU_SH7722,
|
||||
|
||||
/* Unknown subtype */
|
||||
CPU_SH_NONE
|
||||
|
|
|
|||
Loading…
Reference in a new issue