From 45194f3fd97ddd0b5d510e00606052c81757d503 Mon Sep 17 00:00:00 2001
From: wuwl10 <wuwl10@motorola.com>
Date: Tue, 24 Aug 2021 10:19:39 +0800
Subject: [PATCH] arm64/dt: milan: add ets fps device node
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

Milan 5G use et528 as 1st fps sensor，
Add device node for it.

Change-Id: Ib06fb7982ce3e51b384fafe6f30325cc52ee1a33
Signed-off-by: wuwl10 <wuwl10@motorola.com>
Reviewed-on: https://gerrit.mot.com/2049075
SME-Granted: SME Approvals Granted
SLTApproved: Slta Waiver
Tested-by: Jira Key
Reviewed-by: Huosheng Liao <liaohs@motorola.com>
Submit-Approved: Jira Key
---
 qcom/blair-milanf-common-overlay.dtsi |   1 +
 qcom/milanf-fps-overlay.dtsi          | 120 ++++++++++++++++++++++++++
 2 files changed, 121 insertions(+)
 create mode 100644 qcom/milanf-fps-overlay.dtsi

diff --git a/qcom/blair-milanf-common-overlay.dtsi b/qcom/blair-milanf-common-overlay.dtsi
index 8dd7a25034e8..4567af7b648f 100644
--- a/qcom/blair-milanf-common-overlay.dtsi
+++ b/qcom/blair-milanf-common-overlay.dtsi
@@ -16,6 +16,7 @@
 #include "holi-thermal-overlay-pm6125.dtsi"
 #include "display/holi-sde-display-mtp-pm6125.dtsi"
 #include "display/blair-sde-display-mtp.dtsi"
+#include "milanf-fps-overlay.dtsi"
 #include "milanf-display.dtsi"
 #include "milanf-touchscreen.dtsi"
 
diff --git a/qcom/milanf-fps-overlay.dtsi b/qcom/milanf-fps-overlay.dtsi
new file mode 100644
index 000000000000..c0d10317a647
--- /dev/null
+++ b/qcom/milanf-fps-overlay.dtsi
@@ -0,0 +1,120 @@
+&tlmm {
+	ets_irq_active: egis_irq_active {
+		/* INTERRUPT */
+		mux {
+			pins = "gpio17";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio17";
+			drive-strength = <2>; /* 2 MA */
+			input-enable;
+		};
+	};
+
+	ets_rst_high: ets_rst_high {
+		/* INTERRUPT */
+		mux {
+			pins = "gpio18";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio18";
+			drive-strength = <2>; /* 2 MA */
+			output-high;
+		};
+	};
+
+	ets_rst_low: ets_rst_low {
+		/* INTERRUPT */
+		mux {
+			pins = "gpio18";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio18";
+			drive-strength = <2>; /* 2 MA */
+			output-low;
+		};
+	};
+
+	fps_rst_active: fps_rst_active {
+		/* active state */
+		mux {
+			pins = "gpio18";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio18";
+			drive-strength = <2>; /* 2 MA */
+			output-low;
+		};
+	};
+
+	fps_rst_suspend: fps_rst_suspend {
+		/* sleep state */
+		mux {
+			pins = "gpio18";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio18";
+			drive-strength = <2>; /* 2 MA */
+		};
+	};
+
+	fps_int_active: fps_int_active {
+		/* active state */
+		mux {
+			pins = "gpio17";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio17";
+			drive-strength = <2>; /* 2 MA */
+			bias-disable;
+			input-enable;
+		};
+	};
+
+	fps_int_suspend: fps_int_suspend {
+		/* sleep state */
+		mux {
+			pins = "gpio17";
+			function = "gpio";
+		};
+
+		config {
+			pins = "gpio17";
+			drive-strength = <2>; /* 2 MA */
+			bias-disable;
+			input-enable;
+		};
+	};
+};
+
+&soc {
+	et528: et528 {
+		compatible = "fp-egistec";
+		status = "ok";
+		reg = <0>;
+		interrupt-parent = <&tlmm>;
+		interrupts = <17 0x0>;
+		fp-ctrl-power;
+		fp-gpio-vcc-enable;
+		egistec,gpio_vcc_en = <&tlmm 38 0x0>;
+		egistec,gpio_irq = <&tlmm 17 0x0>;
+		egistec,gpio_reset = <&tlmm 18 0x0>;
+		pinctrl-names = "egis_rst_high", "egis_rst_low", "egis_irq_active";
+		pinctrl-0 = <&ets_rst_high>;
+		pinctrl-1 = <&ets_rst_low>;
+		pinctrl-2 = <&ets_irq_active>;
+	};
+
+};