A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-14 08:36:12 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: Add support for CPUFREQ-HW for Shima

Browse source 
Add cpu frequency node to be able to scale the CPU frequency.

Change-Id: I21ac437145c6481c41f00ffcab30afbb7b0a7906
This commit is contained in:
Taniya Das 2020-06-04 23:28:04 +05:30
commit 498431121f
2 changed files with 28 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
qcom/shima-rumi.dtsi
View file

@ -107,3 +107,7 @@
compatible = "qcom,dummycc";
clock-output-names = "qdss_clocks";
};
&cpufreq_hw {
clocks = <&bi_tcxo>, <&gcc 0>;
};

24
qcom/shima.dtsi
View file

@ -36,6 +36,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x0>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0 4>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
@ -57,6 +58,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x100>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0 4>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
@ -73,6 +75,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x200>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0 4>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
@ -89,6 +92,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x300>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 0 4>;
capacity-dmips-mhz = <1024>;
dynamic-power-coefficient = <100>;
cpu-idle-states = <&SLVR_OFF &SLVR_RAIL_OFF>;
@ -105,6 +109,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x400>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1 4>;
capacity-dmips-mhz = <1946>;
dynamic-power-coefficient = <520>;
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
@ -121,6 +126,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x500>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1 4>;
capacity-dmips-mhz = <1946>;
dynamic-power-coefficient = <520>;
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
@ -137,6 +143,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x600>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 1 4>;
capacity-dmips-mhz = <1946>;
dynamic-power-coefficient = <520>;
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
@ -153,6 +160,7 @@
compatible = "qcom,kryo";
reg = <0x0 0x700>;
enable-method = "psci";
qcom,freq-domain = <&cpufreq_hw 2 4>;
capacity-dmips-mhz = <1946>;
dynamic-power-coefficient = <552>;
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
@ -645,6 +653,22 @@
#reset-cells = <1>;
};
cpufreq_hw: qcom,cpufreq-hw {
compatible = "qcom,cpufreq-hw-epss";
reg = <0x18591000 0x1000>, <0x18592000 0x1000>,
<0x18593000 0x1000>;
reg-names = "freq-domain0", "freq-domain1",
"freq-domain2";
clocks = <&rpmhcc RPMH_CXO_CLK>, <&gcc GCC_GPLL0>;
clock-names = "xo", "alternate";
qcom,lut-row-size = <4>;
qcom,skip-enable-check;
#freq-domain-cells = <2>;
};
ipcc_mproc: qcom,ipcc@408000 {
compatible = "qcom,ipcc";
reg = <0x408000 0x1000>;