mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-24 21:54:34 -04:00
[ARM] 4444/2: OSIRIS: CPLD suspend fix
Ensure the CPLD 8bit settings are preserved over a suspend/resume cycle as the CPU sends a hard-reset at resume time. Signed-off-by: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
55ba86bc6c
commit
5698bd28c6
2 changed files with 43 additions and 1 deletions
|
|
@ -1,6 +1,6 @@
|
|||
/* linux/include/asm-arm/arch-s3c2410/osiris-cpld.h
|
||||
*
|
||||
* Copyright (c) 2005 Simtec Electronics
|
||||
* Copyright 2005 Simtec Electronics
|
||||
* http://www.simtec.co.uk/products/
|
||||
* Ben Dooks <ben@simtec.co.uk>
|
||||
*
|
||||
|
|
@ -19,9 +19,12 @@
|
|||
#define OSIRIS_CTRL0_NANDSEL (0x3)
|
||||
#define OSIRIS_CTRL0_BOOT_INT (1<<3)
|
||||
#define OSIRIS_CTRL0_PCMCIA (1<<4)
|
||||
#define OSIRIS_CTRL0_FIX8 (1<<5)
|
||||
#define OSIRIS_CTRL0_PCMCIA_nWAIT (1<<6)
|
||||
#define OSIRIS_CTRL0_PCMCIA_nIOIS16 (1<<7)
|
||||
|
||||
#define OSIRIS_CTRL1_FIX8 (1<<0)
|
||||
|
||||
#define OSIRIS_ID_REVMASK (0x7)
|
||||
|
||||
#endif /* __ASM_ARCH_OSIRISCPLD_H */
|
||||
|
|
|
|||
Loading…
Reference in a new issue