mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-29 11:11:45 -04:00
SoC for 4.13:
- New suspend/resume mode for sama5d2 - Initial support for armv7m based SoCs -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEXx9Viay1+e7J/aM4AyWl4gNJNJIFAllEBAgACgkQAyWl4gNJ NJI+xA//S3Wkndjt/XXl1LMbl0iakv4qkLNBg7VPAO9NHZp5sLPf4MFbqvJMSiv4 mq+nCVKyQetj6tQnVTyp/vXu4alK8GmYqgKbnr4taoapM/9/6whiDwEMU+/F6BVy q9iGAsqDpgjnTsc7VZoUt0+N45dCiAP68zgSVSxdttEDDKIFOvEq0TK9oRW2YZZa pd39C9Jly+0JSik4t9Fuk7/E40sOLQ4QAQT6z82B8XfIdN1s9hdflgAn1JMvDGRh BgEg4wKGf7LZEP2fhJhX+dhXnhImnebOXXGCXOUdSGKBkLplHe30w9SJ8TodL/7L 2QC18NObx40R04GpV5a55Ln/gAWfOJpcXYAMNrJ+J080Vc7YRHvVY6LJsKxP5+yV +FmC5+jB1w5ndfPr2Rz+26S9C0PvfrCYTk2liXohvfKdj1kRjPMds7nYtW0ADAPX E4Ba8TG90h68sC5ojyC4gsnWYnLWPf8rBfYfaPpxWniaIuCzncOPAkRFvJjrDorD u5shFW1EFiIjNPmQOenXJ4sIh2DO75T7aRSztsmrVsxiHzQ8wMW/dVCiHYfOgn/m yccN91ljv4/69nwsxoqEULdWkXV9vrdzc3iLKE0lZGpFForiW/gtmd2EXq/WqbJ9 SGQMEURwvVyiAOmlAtJuCSkPIrs1yOPtSCb465oUverkOpaBp/8= =JHP9 -----END PGP SIGNATURE----- Merge tag 'at91-ab-4.13-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/abelloni/linux into next/soc SoC for 4.13: - New suspend/resume mode for sama5d2 - Initial support for armv7m based SoCs * tag 'at91-ab-4.13-soc' of git://git.kernel.org/pub/scm/linux/kernel/git/abelloni/linux: ARM: at91: remove atmel_nand_data ARM: at91: fix at91_suspend_entering_slow_clock link error ARM: at91: debug: add samv7x support ARM: at91: add armv7m SoC detection ARM: at91: handle CONFIG_PM for armv7m configurations ARM: at91: Add armv7m support ARM: at91: Document armv7m compatibles ARM: at91: Documentation: add armv7m families ARM: at91: pm: fallback to slowclock when backup mode fails ARM: at91: pm: allow selecting standby and suspend modes ARM: at91: pm: Add sama5d2 backup mode Signed-off-by: Olof Johansson <[email protected]>
This commit is contained in:
commit
5a55029f46
16 changed files with 439 additions and 73 deletions
|
|
@ -106,6 +106,30 @@ static const struct at91_soc __initconst socs[] = {
|
|||
"sama5d43", "sama5d4"),
|
||||
AT91_SOC(SAMA5D4_CIDR_MATCH, SAMA5D44_EXID_MATCH,
|
||||
"sama5d44", "sama5d4"),
|
||||
#endif
|
||||
#ifdef CONFIG_SOC_SAMV7
|
||||
AT91_SOC(SAME70Q21_CIDR_MATCH, SAME70Q21_EXID_MATCH,
|
||||
"same70q21", "same7"),
|
||||
AT91_SOC(SAME70Q20_CIDR_MATCH, SAME70Q20_EXID_MATCH,
|
||||
"same70q20", "same7"),
|
||||
AT91_SOC(SAME70Q19_CIDR_MATCH, SAME70Q19_EXID_MATCH,
|
||||
"same70q19", "same7"),
|
||||
AT91_SOC(SAMS70Q21_CIDR_MATCH, SAMS70Q21_EXID_MATCH,
|
||||
"sams70q21", "sams7"),
|
||||
AT91_SOC(SAMS70Q20_CIDR_MATCH, SAMS70Q20_EXID_MATCH,
|
||||
"sams70q20", "sams7"),
|
||||
AT91_SOC(SAMS70Q19_CIDR_MATCH, SAMS70Q19_EXID_MATCH,
|
||||
"sams70q19", "sams7"),
|
||||
AT91_SOC(SAMV71Q21_CIDR_MATCH, SAMV71Q21_EXID_MATCH,
|
||||
"samv71q21", "samv7"),
|
||||
AT91_SOC(SAMV71Q20_CIDR_MATCH, SAMV71Q20_EXID_MATCH,
|
||||
"samv71q20", "samv7"),
|
||||
AT91_SOC(SAMV71Q19_CIDR_MATCH, SAMV71Q19_EXID_MATCH,
|
||||
"samv71q19", "samv7"),
|
||||
AT91_SOC(SAMV70Q20_CIDR_MATCH, SAMV70Q20_EXID_MATCH,
|
||||
"samv70q20", "samv7"),
|
||||
AT91_SOC(SAMV70Q19_CIDR_MATCH, SAMV70Q19_EXID_MATCH,
|
||||
"samv70q19", "samv7"),
|
||||
#endif
|
||||
{ /* sentinel */ },
|
||||
};
|
||||
|
|
|
|||
|
|
@ -88,4 +88,30 @@ at91_soc_init(const struct at91_soc *socs);
|
|||
#define SAMA5D43_EXID_MATCH 0x00000003
|
||||
#define SAMA5D44_EXID_MATCH 0x00000004
|
||||
|
||||
#define SAME70Q21_CIDR_MATCH 0x21020e00
|
||||
#define SAME70Q21_EXID_MATCH 0x00000002
|
||||
#define SAME70Q20_CIDR_MATCH 0x21020c00
|
||||
#define SAME70Q20_EXID_MATCH 0x00000002
|
||||
#define SAME70Q19_CIDR_MATCH 0x210d0a00
|
||||
#define SAME70Q19_EXID_MATCH 0x00000002
|
||||
|
||||
#define SAMS70Q21_CIDR_MATCH 0x21120e00
|
||||
#define SAMS70Q21_EXID_MATCH 0x00000002
|
||||
#define SAMS70Q20_CIDR_MATCH 0x21120c00
|
||||
#define SAMS70Q20_EXID_MATCH 0x00000002
|
||||
#define SAMS70Q19_CIDR_MATCH 0x211d0a00
|
||||
#define SAMS70Q19_EXID_MATCH 0x00000002
|
||||
|
||||
#define SAMV71Q21_CIDR_MATCH 0x21220e00
|
||||
#define SAMV71Q21_EXID_MATCH 0x00000002
|
||||
#define SAMV71Q20_CIDR_MATCH 0x21220c00
|
||||
#define SAMV71Q20_EXID_MATCH 0x00000002
|
||||
#define SAMV71Q19_CIDR_MATCH 0x212d0a00
|
||||
#define SAMV71Q19_EXID_MATCH 0x00000002
|
||||
|
||||
#define SAMV70Q20_CIDR_MATCH 0x21320c00
|
||||
#define SAMV70Q20_EXID_MATCH 0x00000002
|
||||
#define SAMV70Q19_CIDR_MATCH 0x213d0a00
|
||||
#define SAMV70Q19_EXID_MATCH 0x00000002
|
||||
|
||||
#endif /* __AT91_SOC_H */
|
||||
|
|
|
|||
Loading…
Reference in a new issue