A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-11 07:03:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: Use PCIe_MSI for Shima

Browse source 
This reverts commit a986821e25.
Commit a986821e25 ("Revert "ARM: dts: msm: Use PCIe_MSI
for Shima"") reverted the MSI changes due to there
are pending MSI interrupts in PCIe DRV suspend state from
device, which caused NOC error when host try to read MSI
status register. Re-enabled the MSI changes as there
is an changes made in ADSP side to check any pending
interrupts before entering L1SS sleep.

Change-Id: I6faa18002395d3b100e12362446da96ddb5b29ee
This commit is contained in:
Vivek Pernamitta 2020-11-04 16:05:27 +05:30
commit 6b84a80dde
1 changed files with 10 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

11
qcom/shima-pcie.dtsi
View file

@ -33,7 +33,7 @@
0 0 0 3 &intc GIC_SPI 151 IRQ_TYPE_LEVEL_HIGH
0 0 0 4 &intc GIC_SPI 152 IRQ_TYPE_LEVEL_HIGH>;
msi-parent = <&pcie0_msi>;
msi-parent = <&pcie0_msi_snps>;
perst-gpio = <&tlmm 94 0>;
wake-gpio = <&tlmm 96 0>;
@ -194,6 +194,15 @@
};
};
pcie0_msi_snps: qcom,pcie0_msi@a0000000 {
compatible = "qcom,pci-msi";
msi-controller;
reg = <0xa0000000 0x0>;
interrupt-parent = <&intc>;
interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
qcom,snps;
};
pcie0_msi: qcom,pcie0_msi@17a10040 {
compatible = "qcom,pci-msi";
msi-controller;