mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-29 11:11:45 -04:00
[AVR32] Add PIOE device and reserve SDRAM pins
The PIOE device was left out before because it muxes SDRAM pins (and is therefore a bit dangerous to mess with) and because no existing drivers had any use for it. It is needed for CompactFlash, however, and now that we have a way to protect the SDRAM pins, it can be safely added. Signed-off-by: Haavard Skinnemoen <[email protected]>
This commit is contained in:
parent
e7f70b8cc6
commit
7f9f467863
4 changed files with 36 additions and 1 deletions
|
|
@ -24,10 +24,12 @@
|
|||
#define GPIO_PIOB_BASE (GPIO_PIOA_BASE + 32)
|
||||
#define GPIO_PIOC_BASE (GPIO_PIOB_BASE + 32)
|
||||
#define GPIO_PIOD_BASE (GPIO_PIOC_BASE + 32)
|
||||
#define GPIO_PIOE_BASE (GPIO_PIOD_BASE + 32)
|
||||
|
||||
#define GPIO_PIN_PA(N) (GPIO_PIOA_BASE + (N))
|
||||
#define GPIO_PIN_PB(N) (GPIO_PIOB_BASE + (N))
|
||||
#define GPIO_PIN_PC(N) (GPIO_PIOC_BASE + (N))
|
||||
#define GPIO_PIN_PD(N) (GPIO_PIOD_BASE + (N))
|
||||
#define GPIO_PIN_PE(N) (GPIO_PIOE_BASE + (N))
|
||||
|
||||
#endif /* __ASM_ARCH_AT32AP7000_H__ */
|
||||
|
|
|
|||
|
|
@ -7,7 +7,7 @@
|
|||
#define AT32_EXTINT(n) (EIM_IRQ_BASE + (n))
|
||||
|
||||
#define GPIO_IRQ_BASE (EIM_IRQ_BASE + NR_EIM_IRQS)
|
||||
#define NR_GPIO_IRQS (4 * 32)
|
||||
#define NR_GPIO_IRQS (5 * 32)
|
||||
|
||||
#define NR_IRQS (GPIO_IRQ_BASE + NR_GPIO_IRQS)
|
||||
|
||||
|
|
|
|||
Loading…
Reference in a new issue