mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-29 11:11:45 -04:00
[PATCH] ppc32 CPM_UART: various fixes for pq2 uart users
This fixes various odd things that missed update together with cpm_uart platform_device move. Unified resources names, restructurisation, etc. Also, addressed issue with recent phys/virt translation rework. Being cache-coherent, CPM2's do alloc_bootmem() for the console stuff, and it was used to treat console buffer descriptor mapping 1:1 (as in CPM1 case), which is definitely wrong. Signed-off-by: Vitaly Bordug <[email protected]> Signed-off-by: Paul Mackerras <[email protected]>
This commit is contained in:
parent
6d923f98fe
commit
8e30a9a299
5 changed files with 23 additions and 21 deletions
|
|
@ -279,11 +279,11 @@ static int mpc8272ads_platform_notify(struct device *dev)
|
|||
static const struct platform_notify_dev_map dev_map[] = {
|
||||
{
|
||||
.bus_id = "fsl-cpm-fcc",
|
||||
.rtn = mpc8272ads_fixup_enet_pdata
|
||||
.rtn = mpc8272ads_fixup_enet_pdata,
|
||||
},
|
||||
{
|
||||
.bus_id = "fsl-cpm-scc:uart",
|
||||
.rtn = mpc
|
||||
.rtn = mpc8272ads_fixup_uart_pdata,
|
||||
},
|
||||
{
|
||||
.bus_id = NULL
|
||||
|
|
@ -335,15 +335,15 @@ struct platform_device* early_uart_get_pdev(int index)
|
|||
struct platform_device* pdev = NULL;
|
||||
if(index) { /*assume SCC4 here*/
|
||||
pdev = &ppc_sys_platform_devices[MPC82xx_CPM_SCC4];
|
||||
pinfo = &mpc8272<F12>_uart_pdata[1];
|
||||
pinfo = &mpc8272_uart_pdata[fsid_scc4_uart];
|
||||
} else { /*over SCC1*/
|
||||
pdev = &ppc_sys_platform_devices[MPC82xx_CPM_SCC1];
|
||||
pinfo = &mpc8272_uart_pdata[0];
|
||||
pinfo = &mpc8272_uart_pdata[fsid_scc1_uart];
|
||||
}
|
||||
|
||||
pinfo->uart_clk = bd->bi_intfreq;
|
||||
pdev->dev.platform_data = pinfo;
|
||||
ppc_sys_fixup_mem_resource(pdev, IMAP_ADDR);
|
||||
ppc_sys_fixup_mem_resource(pdev, CPM_MAP_ADDR);
|
||||
return NULL;
|
||||
}
|
||||
|
||||
|
|
|
|||
|
|
@ -121,13 +121,13 @@ struct platform_device ppc_sys_platform_devices[] = {
|
|||
.num_resources = 3,
|
||||
.resource = (struct resource[]) {
|
||||
{
|
||||
.name = "scc_mem",
|
||||
.name = "regs",
|
||||
.start = 0x11A00,
|
||||
.end = 0x11A1F,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
{
|
||||
.name = "scc_pram",
|
||||
.name = "pram",
|
||||
.start = 0x8000,
|
||||
.end = 0x80ff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
|
|
@ -145,13 +145,13 @@ struct platform_device ppc_sys_platform_devices[] = {
|
|||
.num_resources = 3,
|
||||
.resource = (struct resource[]) {
|
||||
{
|
||||
.name = "scc_mem",
|
||||
.name = "regs",
|
||||
.start = 0x11A20,
|
||||
.end = 0x11A3F,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
{
|
||||
.name = "scc_pram",
|
||||
.name = "pram",
|
||||
.start = 0x8100,
|
||||
.end = 0x81ff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
|
|
@ -169,13 +169,13 @@ struct platform_device ppc_sys_platform_devices[] = {
|
|||
.num_resources = 3,
|
||||
.resource = (struct resource[]) {
|
||||
{
|
||||
.name = "scc_mem",
|
||||
.name = "regs",
|
||||
.start = 0x11A40,
|
||||
.end = 0x11A5F,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
{
|
||||
.name = "scc_pram",
|
||||
.name = "pram",
|
||||
.start = 0x8200,
|
||||
.end = 0x82ff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
|
|
@ -193,13 +193,13 @@ struct platform_device ppc_sys_platform_devices[] = {
|
|||
.num_resources = 3,
|
||||
.resource = (struct resource[]) {
|
||||
{
|
||||
.name = "scc_mem",
|
||||
.name = "regs",
|
||||
.start = 0x11A60,
|
||||
.end = 0x11A7F,
|
||||
.flags = IORESOURCE_MEM,
|
||||
},
|
||||
{
|
||||
.name = "scc_pram",
|
||||
.name = "pram",
|
||||
.start = 0x8300,
|
||||
.end = 0x83ff,
|
||||
.flags = IORESOURCE_MEM,
|
||||
|
|
|
|||
|
|
@ -139,13 +139,13 @@ struct ppc_sys_spec ppc_sys_specs[] = {
|
|||
.ppc_sys_name = "8272",
|
||||
.mask = 0x0000ff00,
|
||||
.value = 0x00000c00,
|
||||
.num_devices = 11,
|
||||
.num_devices = 12,
|
||||
.device_list = (enum ppc_sys_devices[])
|
||||
{
|
||||
MPC82xx_CPM_FCC1, MPC82xx_CPM_FCC2, MPC82xx_CPM_SCC1,
|
||||
MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SMC1,
|
||||
MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI, MPC82xx_CPM_I2C,
|
||||
MPC82xx_CPM_USB, MPC82xx_SEC1,
|
||||
MPC82xx_CPM_SCC2, MPC82xx_CPM_SCC3, MPC82xx_CPM_SCC4,
|
||||
MPC82xx_CPM_SMC1, MPC82xx_CPM_SMC2, MPC82xx_CPM_SPI,
|
||||
MPC82xx_CPM_I2C, MPC82xx_CPM_USB, MPC82xx_SEC1,
|
||||
},
|
||||
},
|
||||
/* below is a list of the 8280 family of processors */
|
||||
|
|
|
|||
Loading…
Reference in a new issue