mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 10:41:38 -04:00
add support for the mt7629 reference board
-----BEGIN PGP SIGNATURE----- iQJLBAABCAA1FiEEiUuSfQSYnG8EMsBltDliWyzx00MFAl1gE/AXHG1hdHRoaWFz LmJnZ0BnbWFpbC5jb20ACgkQtDliWyzx00PAQRAAmLAn/iKRkgLCxcBVZKJMlcsR kFOsRnSyoPuNzlzk4TbE1tr5bcKebUFvHxELr53pnXZOGmGQH/KEyLOrLys+tfOf /KKu+Zp92C5o2ZoKeaKMuf0R/wP+CEjRs8hSDPCrVuhzrT3Zavm/xlBRYZnKGglL QylHzj/fgTMiCACRQasqyf29IyOmZYgHMoMol5LrNo6KwBggBY7kCut1NOe2MjrH UVaL+J+ZLMDj8GkzzWO3eFMjUUfQCu+/wx7b3L8iUFj2MiD9fXvVnEZc486hxhHL xKeW/3SST9Nj/3AWZKYb/xX+1CZMPqh3SlaZc4SjUZP6sNBoUpRR226Ftl2cCqh2 cnYsLtQLuYO68BgspmBrab1bQB8K/NOIO1O0SvSFkNAJYq79WSjmIEJcun1kIiA5 s9x6923W/ToXlQwFQ6fF41MdiSHXghT4N9clpThzAt3mskz97k/666oPJ4xoViGJ NQhX+qL5yoNjR8cFuAxLEJ+uL2VeSt0btPq7VdvuibBEkJl8EBWz/+r5eJoplDpx BriUpFqr+EDOVx4nFE+sK11XQ1jEkv0bMjjFRwZSVR0+VszFRPbzQjyWuu9ye0hG yZfzvjxH5guPzn41P5QH0MYcP7HxU7nZ33QKCMdn7IhSDhQOXOp6jvk+ykMzxWL8 V46g4DhndbGUfvt8Jwo= =zvko -----END PGP SIGNATURE----- Merge tag 'v5.3-next-dts32' of git://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux into arm/dt add support for the mt7629 reference board * tag 'v5.3-next-dts32' of git://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux: arm: dts: mediatek: add basic support for MT7629 SoC Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Arnd Bergmann <[email protected]>
This commit is contained in:
commit
90104e2be4
4 changed files with 816 additions and 0 deletions
71
include/dt-bindings/reset/mt7629-resets.h
Normal file
71
include/dt-bindings/reset/mt7629-resets.h
Normal file
|
|
@ -0,0 +1,71 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
/*
|
||||
* Copyright (C) 2019 MediaTek Inc.
|
||||
*/
|
||||
|
||||
#ifndef _DT_BINDINGS_RESET_CONTROLLER_MT7629
|
||||
#define _DT_BINDINGS_RESET_CONTROLLER_MT7629
|
||||
|
||||
/* INFRACFG resets */
|
||||
#define MT7629_INFRA_EMI_MPU_RST 0
|
||||
#define MT7629_INFRA_UART5_RST 2
|
||||
#define MT7629_INFRA_CIRQ_EINT_RST 3
|
||||
#define MT7629_INFRA_APXGPT_RST 4
|
||||
#define MT7629_INFRA_SCPSYS_RST 5
|
||||
#define MT7629_INFRA_KP_RST 6
|
||||
#define MT7629_INFRA_SPI1_RST 7
|
||||
#define MT7629_INFRA_SPI4_RST 8
|
||||
#define MT7629_INFRA_SYSTIMER_RST 9
|
||||
#define MT7629_INFRA_IRRX_RST 10
|
||||
#define MT7629_INFRA_AO_BUS_RST 16
|
||||
#define MT7629_INFRA_EMI_RST 32
|
||||
#define MT7629_INFRA_APMIXED_RST 35
|
||||
#define MT7629_INFRA_MIPI_RST 36
|
||||
#define MT7629_INFRA_TRNG_RST 37
|
||||
#define MT7629_INFRA_SYSCIRQ_RST 38
|
||||
#define MT7629_INFRA_MIPI_CSI_RST 39
|
||||
#define MT7629_INFRA_GCE_FAXI_RST 40
|
||||
#define MT7629_INFRA_I2C_SRAM_RST 41
|
||||
#define MT7629_INFRA_IOMMU_RST 47
|
||||
|
||||
/* PERICFG resets */
|
||||
#define MT7629_PERI_UART0_SW_RST 0
|
||||
#define MT7629_PERI_UART1_SW_RST 1
|
||||
#define MT7629_PERI_UART2_SW_RST 2
|
||||
#define MT7629_PERI_BTIF_SW_RST 6
|
||||
#define MT7629_PERI_PWN_SW_RST 8
|
||||
#define MT7629_PERI_DMA_SW_RST 11
|
||||
#define MT7629_PERI_NFI_SW_RST 14
|
||||
#define MT7629_PERI_I2C0_SW_RST 22
|
||||
#define MT7629_PERI_SPI0_SW_RST 33
|
||||
#define MT7629_PERI_SPI1_SW_RST 34
|
||||
#define MT7629_PERI_FLASHIF_SW_RST 36
|
||||
|
||||
/* PCIe Subsystem resets */
|
||||
#define MT7629_PCIE1_CORE_RST 19
|
||||
#define MT7629_PCIE1_MMIO_RST 20
|
||||
#define MT7629_PCIE1_HRST 21
|
||||
#define MT7629_PCIE1_USER_RST 22
|
||||
#define MT7629_PCIE1_PIPE_RST 23
|
||||
#define MT7629_PCIE0_CORE_RST 27
|
||||
#define MT7629_PCIE0_MMIO_RST 28
|
||||
#define MT7629_PCIE0_HRST 29
|
||||
#define MT7629_PCIE0_USER_RST 30
|
||||
#define MT7629_PCIE0_PIPE_RST 31
|
||||
|
||||
/* SSUSB Subsystem resets */
|
||||
#define MT7629_SSUSB_PHY_PWR_RST 3
|
||||
#define MT7629_SSUSB_MAC_PWR_RST 4
|
||||
|
||||
/* ETH Subsystem resets */
|
||||
#define MT7629_ETHSYS_SYS_RST 0
|
||||
#define MT7629_ETHSYS_MCM_RST 2
|
||||
#define MT7629_ETHSYS_HSDMA_RST 5
|
||||
#define MT7629_ETHSYS_FE_RST 6
|
||||
#define MT7629_ETHSYS_ESW_RST 16
|
||||
#define MT7629_ETHSYS_GMAC_RST 23
|
||||
#define MT7629_ETHSYS_EPHY_RST 24
|
||||
#define MT7629_ETHSYS_CRYPTO_RST 29
|
||||
#define MT7629_ETHSYS_PPE_RST 31
|
||||
|
||||
#endif /* _DT_BINDINGS_RESET_CONTROLLER_MT7629 */
|
||||
Loading…
Reference in a new issue