A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-08 12:58:12 -04:00
Code Issues Projects Releases Packages Wiki Activity

dsp: afe: add support for aud_ref_clk_sel mux

Browse source 
External mclk to audio interfaces can be routed via
different gpios as per platform by configuring
aud_ref_clk_sel mux. Add support in q6afe to expose
new set_param from DSP.

Change-Id: I0677877d2ad0cabdf00a7b213652db4b62f0d8b5
Signed-off-by: Abhilash Sathyanarayana <quic_abhisath@quicinc.com>
This commit is contained in:
Abhilash Sathyanarayana 2023-11-09 15:58:31 +05:30
commit a64408fc2f
3 changed files with 86 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

71
dsp/q6afe.c
View file

@ -9959,6 +9959,77 @@ stop_mclk:
}
EXPORT_SYMBOL(afe_set_lpass_clk_cfg_ext_mclk);
int afe_set_lpass_ext_mclk_mux_cfg(const char *mux_str,
uint32_t mux_val)
{
struct param_hdr_v3 param_hdr;
struct afe_param_id_clock_mux_cfg_t clk_mux_cfg;
uint32_t build_major_version = 0;
uint32_t build_minor_version = 0;
uint32_t build_branch_version = 0;
int afe_api_version = 0;
int ret = 0;
if (!mux_str) {
pr_err("%s: mux_str is NULL\n", __func__);
ret = -EINVAL;
return ret;
}
ret = q6core_get_avcs_avs_build_version_info(
&build_major_version, &build_minor_version,
&build_branch_version);
if (ret < 0)
return ret;
ret = q6core_get_avcs_api_version_per_service(
APRV2_IDS_SERVICE_ID_ADSP_AFE_V);
if (ret < 0)
return ret;
afe_api_version = ret;
pr_debug("%s: mjor: %u, mnor: %u, brnch: %u, afe_api: %u\n",
__func__, build_major_version, build_minor_version,
build_branch_version, afe_api_version);
if ((build_major_version != AVS_BUILD_MAJOR_VERSION_V2) ||
(build_minor_version != AVS_BUILD_MINOR_VERSION_V9) ||
(build_branch_version != AVS_BUILD_BRANCH_VERSION_V0) ||
(afe_api_version < AFE_API_VERSION_V11)) {
pr_err("%s: AFE_PARAM_ID_CLOCK_MUX_CFG unsupported by AVS\n", __func__);
return -EINVAL;
}
memset(&param_hdr, 0, sizeof(param_hdr));
param_hdr.module_id = AFE_MODULE_CLOCK_SET;
param_hdr.instance_id = INSTANCE_ID_0;
param_hdr.param_id = AFE_PARAM_ID_CLOCK_MUX_CFG;
param_hdr.param_size = sizeof(struct afe_param_id_clock_mux_cfg_t);
memset(&clk_mux_cfg, 0, sizeof(clk_mux_cfg));
strlcpy(clk_mux_cfg.mux_string, mux_str, sizeof(clk_mux_cfg.mux_string));
clk_mux_cfg.mux_value = mux_val;
pr_debug("%s: ext mclk mux cfg - mux_string: %s, mux_value = %u\n", __func__,
clk_mux_cfg.mux_string, clk_mux_cfg.mux_value);
ret = afe_q6_interface_prepare();
if (ret != 0) {
pr_err_ratelimited("%s: Q6 interface prepare failed %d\n",
__func__, ret);
return ret;
}
mutex_lock(&this_afe.afe_cmd_lock);
ret = q6afe_svc_pack_and_set_param_in_band(IDX_RSVD_3, param_hdr,
(u8 *) &clk_mux_cfg);
if (ret < 0) {
pr_err_ratelimited("%s: ext mclk mux cfg failed with ret %d\n",
__func__, ret);
}
mutex_unlock(&this_afe.afe_cmd_lock);
return ret;
}
EXPORT_SYMBOL(afe_set_lpass_ext_mclk_mux_cfg);
static int ext_dyn_mclk_port_id;
static int ext_dyn_clk_root = Q6AFE_LPASS_CLK_ROOT_DEFAULT;
static struct afe_param_id_clock_set_v2_t ext_dyn_mclk;

11
include/dsp/apr_audio-v2.h
View file

@ -12549,6 +12549,17 @@ struct afe_param_id_clock_set_v2_t {
uint32_t d;
};
#define AFE_PARAM_ID_CLOCK_MUX_CFG 0x000102fd
struct afe_param_id_clock_mux_cfg_t {
char mux_string[128];
/* Name of the Mux string.
* String name may varies for each target, so HLOS must pass the proper string based on IPCAT.
* @values Valid string with a maximum of 128 characters
*/
uint32_t mux_value;
/* Value of the external m-clock. */
};
struct afe_clk_cfg {
/* Minor version used for tracking the version of the I2S
* configuration interface.

5
include/dsp/q6afe-v2.h
View file

@ -1,7 +1,7 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2012-2021, The Linux Foundation. All rights reserved.
* Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
* Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef __Q6AFE_V2_H__
#define __Q6AFE_V2_H__
@ -55,6 +55,8 @@
/* for external mclk dynamic switch */
#define AFE_API_VERSION_V8 8
#define AFE_API_VERSION_V10 10
/* for external mclk selection through mux */
#define AFE_API_VERSION_V11 11
#define AFE_SAMPLING_RATE_8KHZ 8000
@ -608,6 +610,7 @@ int afe_set_lpass_clk_cfg_ext_mclk(int index, struct afe_clk_set *cfg,
uint32_t mclk_freq);
int afe_set_lpass_clk_cfg_ext_mclk_v2(int index,
struct afe_param_id_clock_set_v2_t *dyn_mclk_cfg, uint32_t mclk_freq);
int afe_set_lpass_ext_mclk_mux_cfg(const char *mux_str, uint32_t mux_val);
int afe_get_sp_rx_tmax_xmax_logging_data(
struct afe_sp_rx_tmax_xmax_logging_param *xt_logging,
u16 port_id);