A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-08 21:22:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

ARM: dts: msm: enable dynamic clocks for CPHY panels on Lahaina

Browse source 
Change enables Dynamic clocks for Visionox CPHY command and video
mode panels on lahaina target.

Change-Id: I330a8705c6383870ddc1bdf6e893d8c623427f81
This commit is contained in:
Satya Rama Aditya Pinapala 2020-11-12 15:14:05 -08:00 • committed by Gerrit - the friendly Code Review server
commit c2e76ada04
2 changed files with 15 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

8
display/lahaina-sde-display-common.dtsi
View file

@ -242,6 +242,8 @@
&dsi_r66451_amoled_cmd_cphy {
qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
"cphy_byte_clk0", "cphy_pixel_clk0";
qcom,dsi-dyn-clk-enable;
qcom,dsi-dyn-clk-list = <195173804 194360579 193547355>;
qcom,mdss-dsi-display-timings {
timing@0 {
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04
@ -254,7 +256,11 @@
&dsi_r66451_amoled_video_cphy {
qcom,dsi-select-clocks = "mux_byte_clk0", "mux_pixel_clk0",
"cphy_byte_clk0", "cphy_pixel_clk0";
"cphy_byte_clk0", "cphy_pixel_clk0",
"shadow_cphybyte_clk0", "shadow_cphypixel_clk0";
qcom,dsi-dyn-clk-enable;
qcom,dsi-dyn-clk-list = <394178400 392535990 387608760>;
qcom,dsi-dyn-clk-type = "constant-fps-adjust-hfp";
qcom,mdss-dsi-display-timings {
timing@0 {
qcom,mdss-dsi-panel-phy-timings = [00 00 00 00 1e 17 04

10
display/lahaina-sde-display.dtsi
View file

@ -48,6 +48,8 @@
<&mdss_dsi_phy0 PCLK_SRC_0_CLK>,
<&mdss_dsi_phy0 SHADOW_BYTECLK_SRC_0_CLK>,
<&mdss_dsi_phy0 SHADOW_PCLK_SRC_0_CLK>,
<&mdss_dsi_phy0 SHADOW_CPHY_BYTECLK_SRC_0_CLK>,
<&mdss_dsi_phy0 SHADOW_CPHY_PCLK_SRC_0_CLK>,
<&mdss_dsi_phy1 BYTECLK_MUX_1_CLK>,
<&mdss_dsi_phy1 PCLK_MUX_1_CLK>,
<&mdss_dsi_phy1 CPHY_BYTECLK_SRC_1_CLK>,
@ -55,15 +57,19 @@
<&mdss_dsi_phy1 BYTECLK_SRC_1_CLK>,
<&mdss_dsi_phy1 PCLK_SRC_1_CLK>,
<&mdss_dsi_phy1 SHADOW_BYTECLK_SRC_1_CLK>,
<&mdss_dsi_phy1 SHADOW_PCLK_SRC_1_CLK>;
<&mdss_dsi_phy1 SHADOW_PCLK_SRC_1_CLK>,
<&mdss_dsi_phy1 SHADOW_CPHY_BYTECLK_SRC_1_CLK>,
<&mdss_dsi_phy1 SHADOW_CPHY_PCLK_SRC_1_CLK>;
clock-names = "mux_byte_clk0", "mux_pixel_clk0",
"cphy_byte_clk0", "cphy_pixel_clk0",
"src_byte_clk0", "src_pixel_clk0",
"shadow_byte_clk0", "shadow_pixel_clk0",
"shadow_cphybyte_clk0", "shadow_cphypixel_clk0",
"mux_byte_clk1", "mux_pixel_clk1",
"cphy_byte_clk1", "cphy_pixel_clk1",
"src_byte_clk1", "src_pixel_clk1",
"shadow_byte_clk1", "shadow_pixel_clk1";
"shadow_byte_clk1", "shadow_pixel_clk1",
"shadow_cphybyte_clk1", "shadow_cphypixel_clk1";
pinctrl-names = "panel_active", "panel_suspend";
pinctrl-0 = <&sde_dsi_active &sde_te_active>;