bindings: clock: Add support for SCUBA clock controllers

Update the GCC, GPUCC, DISPCC, RPMCC and DEBUGCC controllers
bindings for SCUBA.

Change-Id: I4c2f325c0c677e2f0fa457d809dbbaf21be60d3f
This commit is contained in:
Hongwei Ren 2021-05-09 11:35:34 +05:30 • committed by Yuxin Feng
commit c43fecfad9
5 changed files with 5 additions and 0 deletions

View file

@ -16,6 +16,7 @@ Required properties :
"qcom,monaco-debugcc"
"qcom,direwolf-debugcc"
"qcom,blair-debugcc"
"qcom,scuba-debugcc"
- qcom,gcc: phandle to the GCC device node.
- qcom,videocc: phandle to the Video CC device node.

View file

@ -18,6 +18,7 @@ Required properties :
"qcom,sa6155-dispcc"
"qcom,monaco-dispcc"
"qcom,blair-dispcc"
"qcom,scuba-dispcc"
- reg : shall contain base register location and length.
- #clock-cells : from common clock binding, shall contain 1.

View file

@ -40,6 +40,7 @@ Required properties :
"qcom,monaco-gcc"
"qcom,direwolf-gcc"
"qcom,blair-gcc"
"qcom,scuba-gcc"
- reg : shall contain base register location and length
- vdd_cx-supply: The vdd_cx logic rail supply.

View file

@ -14,6 +14,7 @@ Required properties :
"qcom,sa6155-gpucc".
"qcom,monaco-gpucc"
"qcom,blair-gpucc"
"qcom,scuba-gpucc"
- reg: shall contain base register offset and size.
- reg-names: names of registers listed in the same order as in the reg property.

View file

@ -21,6 +21,7 @@ Required properties :
"qcom,rpmcc-holi", "qcom,rpmcc"
"qcom,rpmcc-sdxnightjar", "qcom,rpmcc"
"qcom,rpmcc-monaco", "qcom,rpmcc"
"qcom,rpmcc-scuba", "qcom,rpmcc"
- #clock-cells : shall contain 1