A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-11 07:03:09 -04:00
Code Issues Projects Releases Packages Wiki Activity

arm64: dts: qcom: Update to LA.UM.9.14.1.r1-08600-QCM6490.QSSI13.0

Browse source 
Change-Id: Iaa9cbe389c16fd42aca47210bc65449da38e6fc6
This commit is contained in:
Michael Bestas 2023-08-29 04:53:45 +03:00
commit cd5a3f04b8
No known key found for this signature in database
GPG key ID: CC95044519BE6669
4 changed files with 42 additions and 22 deletions
Download patch file Download diff file Expand all files Collapse all files

2
arch/arm64/boot/dts/vendor/bindings/pci/msm_ep_pcie.txt vendored
View file

@ -77,6 +77,8 @@ Optional Properties:
- qcom,mhi-soc-reset-offset: AXI register offset to initiate a SOC reset.
- qcom,avoid-reboot-in-d3hot: Ensures device is not in D3hot during
reboot/panic.
- qcom,pme-in-wake-from-d3cold: Issue PME message in device initiated wake
from d3cold.
Example:

61
arch/arm64/boot/dts/vendor/qcom/katmai-cpu-fp2.dtsi vendored
View file

@ -140,7 +140,7 @@
cpu-idle-states = <&GOLD_OFF &GOLD_RAIL_OFF>;
capacity-dmips-mhz = <1964>;
dynamic-power-coefficient = <520>;
qcom,freq-domain = <&cpufreq_hw 1 4>;
qcom,freq-domain = <&cpufreq_hw 2 4>;
next-level-cache = <&L2_7>;
L2_7: l2-cache {
compatible = "arm,arch-cache";
@ -180,8 +180,10 @@
core2 {
cpu = <&CPU6>;
};
};
core3 {
cluster2 {
core0 {
cpu = <&CPU7>;
};
};
@ -219,8 +221,6 @@
};
qcom,cpu4-computemon {
/delete-property/ qcom,cpulist;
qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
ddr4-map {
qcom,core-dev-table =
< 691200 MHZ_TO_MBPS( 451, 4) >,
@ -244,24 +244,10 @@
qcom,core-dev-table =
< 1900800 MHZ_TO_MBPS( 150, 16) >;
};
qcom,cpu4-qoslatmon {
/delete-property/ qcom,cpulist;
qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
};
/delete-node/ qcom,cpu7-qoslatmon;
/delete-node/ qcom,cpu7-l3-computemon;
/delete-node/ qcom,cpu7-computemon;
};
qcom,cpu4_grp {
/delete-property/ qcom,cpulist;
qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
qcom,cpu4-rimps-l3-latmon {
/delete-property/ qcom,cpulist;
qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
qcom,core-dev-table =
< 940800 556800000 >,
< 1228800 768000000 >,
@ -269,10 +255,39 @@
< 1900800 1401600000 >;
};
};
/delete-node/ qcom,cpu7-cpu-ddr-latfloor;
/delete-node/ qcom,cpu7-cpu-l3-latfloor;
/delete-node/ qcom,cpu7-cpu-ddr-qoslatfloor;
/delete-node/ qcom,cpu7_grp;
};
&cpu4_llcc_computemon {
qcom,core-dev-table =
< 1900800 MHZ_TO_MBPS( 150, 16) >;
};
&cpu7_computemon {
ddr4-map {
qcom,core-dev-table =
< 2380800 MHZ_TO_MBPS( 451, 4) >;
};
ddr5-map {
qcom,core-dev-table =
< 2380800 MHZ_TO_MBPS( 451, 4) >;
};
};
&cpu7_l3_computemon {
qcom,core-dev-table =
< 2035200 300000000 >;
};
&cpu7_qoslatmon {
qcom,core-dev-table =
< 2035200 1 >;
};
&cpu7_rimps_l3_latmon {
qcom,core-dev-table =
< 1056000 556800000 >,
< 1324800 768000000 >,
< 1766400 1190400000 >;
};

2
arch/arm64/boot/dts/vendor/qcom/monaco.dtsi vendored
View file

@ -1032,6 +1032,8 @@
qcom,intents = <0x800 5
0x2000 3
0x4400 2>;
qcom,non-wake-svc = <0x51
0x190>;
};
audio_gpr: qcom,gpr {

1
arch/arm64/boot/dts/vendor/qcom/yupik.dtsi vendored
View file

@ -2699,6 +2699,7 @@
clock-names = "xo", "alternate";
qcom,lut-row-size = <4>;
qcom,no-accumulative-counter;
qcom,skip-enable-check;
interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>,