A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-10 06:09:23 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "ARM: dts: msm: add bt power node for sa6155"

Browse source
This commit is contained in:
qctecmdr 2021-04-21 00:27:25 -07:00 • committed by Gerrit - the friendly Code Review server
commit d18e1e2739
3 changed files with 45 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

1
qcom/sa6155-adp-common.dtsi
View file

@ -1,5 +1,6 @@
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/clock/qcom,gcc-sm6150.h>
#include "sa6155-cnss.dtsi"
&qupv3_se0_2uart {
status = "ok"

43
qcom/sa6155-cnss.dtsi Normal file
View file

@ -0,0 +1,43 @@
&soc {
/* PWR_CTR2_VDD_1P8 supply */
vreg_conn_1p8: vreg_conn_1p8 {
compatible = "regulator-fixed";
regulator-name = "vreg_conn_1p8";
startup-delay-us = <4000>;
enable-active-high;
gpio = <&pm6155_1_gpios 1 0>;
};
/* PWR_CTR1_VDD_PA supply */
vreg_conn_pa: vreg_conn_pa {
compatible = "regulator-fixed";
regulator-name = "vreg_conn_pa";
startup-delay-us = <4000>;
enable-active-high;
gpio = <&pm6155_1_gpios 6 0>;
};
bluetooth_ext: bt-qca-auto-converged {
compatible = "qcom,qca-auto-converged";
pinctrl-names = "default";
pinctrl-0 = <&bt_en_active>;
/* BT_EN */
qcom,bt-reset-gpio = <&tlmm 85 0>;
/* PWR_CTR1_VDD_PA */
qcom,bt-vdd-ctrl1-supply = <&vreg_conn_pa>;
/* PWR_CTR2_VDD_1P8 */
qcom,bt-vdd-ctrl2-supply = <&vreg_conn_1p8>;
qcom,bt-vdd-rfa1-supply = <&pm6155_1_s6>;
qcom,bt-vdd-rfa2-supply = <&pm6155_1_s5>;
qcom,bt-vdd-rfa3-supply = <&pm6155_1_l15>;
/* <vol_min, vol_max, load_curr, is_retention_supp> */
qcom,bt-vdd-rfa1-config = <1350000 1350000 0 0>;
qcom,bt-vdd-rfa2-config = <2040000 2040000 0 0>;
qcom,bt-vdd-rfa3-config = <1904000 1904000 450000 0>;
};
};
&qupv3_se7_4uart {
status = "ok"
};

1
qcom/sm6150.dtsi
View file

@ -37,6 +37,7 @@
sdhc0 = &sdhc_1;
sdhc1 = &sdhc_2;
spi10 = &qupv3_se10_spi;
hsuart0 = &qupv3_se7_4uart;
};
cpus {