mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-24 05:29:04 -04:00
wl12xx: Clean up and fix the 128x boot sequence
Clean up the boot sequence code & fix the following issues: 1. Always read the registers' values and set the relevant bits instead of zeroing all other bits 2. Handle cases where wl1271_top_reg_read returns an error 3. Verify that the HW can detect the selected clock source 4. Remove 128x PG10 initialization code 5. Configure the MCS PLL to work in HP mode Signed-off-by: Ido Yariv <ido@wizery.com> Reviewed-by: Luciano Coelho <coelho@ti.com> Signed-off-by: Luciano Coelho <coelho@ti.com>
This commit is contained in:
parent
8bf69aae4c
commit
d29633b40e
3 changed files with 123 additions and 123 deletions
|
|
@ -26,10 +26,12 @@
|
|||
|
||||
/* Reference clock values */
|
||||
enum {
|
||||
WL12XX_REFCLOCK_19 = 0, /* 19.2 MHz */
|
||||
WL12XX_REFCLOCK_26 = 1, /* 26 MHz */
|
||||
WL12XX_REFCLOCK_38 = 2, /* 38.4 MHz */
|
||||
WL12XX_REFCLOCK_54 = 3, /* 54 MHz */
|
||||
WL12XX_REFCLOCK_19 = 0, /* 19.2 MHz */
|
||||
WL12XX_REFCLOCK_26 = 1, /* 26 MHz */
|
||||
WL12XX_REFCLOCK_38 = 2, /* 38.4 MHz */
|
||||
WL12XX_REFCLOCK_52 = 3, /* 52 MHz */
|
||||
WL12XX_REFCLOCK_38_XTAL = 4, /* 38.4 MHz, XTAL */
|
||||
WL12XX_REFCLOCK_26_XTAL = 5, /* 26 MHz, XTAL */
|
||||
};
|
||||
|
||||
/* TCXO clock values */
|
||||
|
|
|
|||
Loading…
Reference in a new issue