mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-28 10:41:38 -04:00
Merge branch 'next' of git://git.kernel.org/pub/scm/linux/kernel/git/benh/powerpc
* 'next' of git://git.kernel.org/pub/scm/linux/kernel/git/benh/powerpc: (71 commits) powerpc/44x: Update ppc44x_defconfig powerpc/watchdog: Make default timeout for Book-E watchdog a Kconfig option fsl_rio: Add comments for sRIO registers. powerpc/fsl-booke: Add e55xx (64-bit) smp defconfig powerpc/fsl-booke: Add p5020 DS board support powerpc/fsl-booke64: Use TLB CAMs to cover linear mapping on FSL 64-bit chips powerpc/fsl-booke: Add support for FSL Arch v1.0 MMU in setup_page_sizes powerpc/fsl-booke: Add support for FSL 64-bit e5500 core powerpc/85xx: add cache-sram support powerpc/85xx: add ngPIXIS FPGA device tree node to the P1022DS board powerpc: Fix compile error with paca code on ppc64e powerpc/fsl-booke: Add p3041 DS board support oprofile/fsl emb: Don't set MSR[PMM] until after clearing the interrupt. powerpc/fsl-booke: Add PCI device ids for P2040/P3041/P5010/P5020 QoirQ chips powerpc/mpc8xxx_gpio: Add support for 'qoriq-gpio' controllers powerpc/fsl_booke: Add support to boot from core other than 0 powerpc/p1022: Add probing for individual DMA channels powerpc/fsl_soc: Search all global-utilities nodes for rstccr powerpc: Fix invalid page flags in create TLB CAM path for PTE_64BIT powerpc/mpc83xx: Support for MPC8308 P1M board ... Fix up conflict with the generic irq_work changes in arch/powerpc/kernel/time.c
This commit is contained in:
commit
d4429f608a
130 changed files with 3676 additions and 683 deletions
|
|
@ -957,12 +957,32 @@ config PIKA_WDT
|
|||
the Warp platform.
|
||||
|
||||
config BOOKE_WDT
|
||||
bool "PowerPC Book-E Watchdog Timer"
|
||||
tristate "PowerPC Book-E Watchdog Timer"
|
||||
depends on BOOKE || 4xx
|
||||
---help---
|
||||
Watchdog driver for PowerPC Book-E chips, such as the Freescale
|
||||
MPC85xx SOCs and the IBM PowerPC 440.
|
||||
|
||||
Please see Documentation/watchdog/watchdog-api.txt for
|
||||
more information.
|
||||
|
||||
config BOOKE_WDT_DEFAULT_TIMEOUT
|
||||
int "PowerPC Book-E Watchdog Timer Default Timeout"
|
||||
depends on BOOKE_WDT
|
||||
default 38 if FSL_BOOKE
|
||||
range 0 63 if FSL_BOOKE
|
||||
default 3 if !FSL_BOOKE
|
||||
range 0 3 if !FSL_BOOKE
|
||||
help
|
||||
Select the default watchdog timer period to be used by the PowerPC
|
||||
Book-E watchdog driver. A watchdog "event" occurs when the bit
|
||||
position represented by this number transitions from zero to one.
|
||||
|
||||
For Freescale Book-E processors, this is a number between 0 and 63.
|
||||
For other Book-E processors, this is a number between 0 and 3.
|
||||
|
||||
The value can be overidden by the wdt_period command-line parameter.
|
||||
|
||||
# PPC64 Architecture
|
||||
|
||||
config WATCHDOG_RTAS
|
||||
|
|
|
|||
|
|
@ -4,7 +4,7 @@
|
|||
* Author: Matthew McClintock
|
||||
* Maintainer: Kumar Gala <galak@kernel.crashing.org>
|
||||
*
|
||||
* Copyright 2005, 2008 Freescale Semiconductor Inc.
|
||||
* Copyright 2005, 2008, 2010 Freescale Semiconductor Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
|
|
@ -33,14 +33,8 @@
|
|||
* occur, and the final time the board will reset.
|
||||
*/
|
||||
|
||||
#ifdef CONFIG_FSL_BOOKE
|
||||
#define WDT_PERIOD_DEFAULT 38 /* Ex. wdt_period=28 bus=333Mhz,reset=~40sec */
|
||||
#else
|
||||
#define WDT_PERIOD_DEFAULT 3 /* Refer to the PPC40x and PPC4xx manuals */
|
||||
#endif /* for timing information */
|
||||
|
||||
u32 booke_wdt_enabled;
|
||||
u32 booke_wdt_period = WDT_PERIOD_DEFAULT;
|
||||
u32 booke_wdt_period = CONFIG_BOOKE_WDT_DEFAULT_TIMEOUT;
|
||||
|
||||
#ifdef CONFIG_FSL_BOOKE
|
||||
#define WDTP(x) ((((x)&0x3)<<30)|(((x)&0x3c)<<15))
|
||||
|
|
@ -114,6 +108,27 @@ static void __booke_wdt_enable(void *data)
|
|||
mtspr(SPRN_TCR, val);
|
||||
}
|
||||
|
||||
/**
|
||||
* booke_wdt_disable - disable the watchdog on the given CPU
|
||||
*
|
||||
* This function is called on each CPU. It disables the watchdog on that CPU.
|
||||
*
|
||||
* TCR[WRC] cannot be changed once it has been set to non-zero, but we can
|
||||
* effectively disable the watchdog by setting its period to the maximum value.
|
||||
*/
|
||||
static void __booke_wdt_disable(void *data)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
val = mfspr(SPRN_TCR);
|
||||
val &= ~(TCR_WIE | WDTP_MASK);
|
||||
mtspr(SPRN_TCR, val);
|
||||
|
||||
/* clear status to make sure nothing is pending */
|
||||
__booke_wdt_ping(NULL);
|
||||
|
||||
}
|
||||
|
||||
static ssize_t booke_wdt_write(struct file *file, const char __user *buf,
|
||||
size_t count, loff_t *ppos)
|
||||
{
|
||||
|
|
@ -193,12 +208,21 @@ static int booke_wdt_open(struct inode *inode, struct file *file)
|
|||
return nonseekable_open(inode, file);
|
||||
}
|
||||
|
||||
static int booke_wdt_release(struct inode *inode, struct file *file)
|
||||
{
|
||||
on_each_cpu(__booke_wdt_disable, NULL, 0);
|
||||
booke_wdt_enabled = 0;
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static const struct file_operations booke_wdt_fops = {
|
||||
.owner = THIS_MODULE,
|
||||
.llseek = no_llseek,
|
||||
.write = booke_wdt_write,
|
||||
.unlocked_ioctl = booke_wdt_ioctl,
|
||||
.open = booke_wdt_open,
|
||||
.release = booke_wdt_release,
|
||||
};
|
||||
|
||||
static struct miscdevice booke_wdt_miscdev = {
|
||||
|
|
@ -237,4 +261,9 @@ static int __init booke_wdt_init(void)
|
|||
|
||||
return ret;
|
||||
}
|
||||
device_initcall(booke_wdt_init);
|
||||
|
||||
module_init(booke_wdt_init);
|
||||
module_exit(booke_wdt_exit);
|
||||
|
||||
MODULE_DESCRIPTION("PowerPC Book-E watchdog driver");
|
||||
MODULE_LICENSE("GPL");
|
||||
|
|
|
|||
Loading…
Reference in a new issue