A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-24 13:44:26 -04:00
Code Issues Projects Releases Packages Wiki Activity

sh: intc - remove redundant irq code for sh03, snapgear and titan

Browse source 
This patch removes redundant board specific interrupt code for boards
using sh775x processors and 4 IRQ lines in "Individual Interrupt Mode"
aka IRLM.

Three boards are affected: sh03, snapgear and titan.

The right way to do this is to use cpu specific code provided by intc.
A nice side effect is that sh03 now compiles, board not BROKEN any more.

Signed-off-by: Magnus Damm <damm@igel.co.jp>
Signed-off-by: Paul Mundt <lethal@linux-sh.org>
This commit is contained in:
Magnus Damm 2007-08-03 14:23:35 +09:00 • committed by Paul Mundt
commit d59645d6ba
8 changed files with 19 additions and 109 deletions
Download patch file Download diff file Expand all files Collapse all files

5
include/asm-sh/hw_irq.h
View file

@ -41,11 +41,6 @@ struct ipr_desc {
void register_ipr_controller(struct ipr_desc *);
/*
* Enable individual interrupt mode for external IPR IRQs.
*/
void __init ipr_irq_enable_irlm(void);
typedef unsigned char intc_enum;
struct intc_vect {

9
include/asm-sh/sh03/io.h
View file

@ -11,22 +11,13 @@
#include <linux/time.h>
#define INTC_IPRD 0xffd00010UL
#define IRL0_IRQ 2
#define IRL0_IPR_POS 3
#define IRL0_PRIORITY 13
#define IRL1_IRQ 5
#define IRL1_IPR_POS 2
#define IRL1_PRIORITY 10
#define IRL2_IRQ 8
#define IRL2_IPR_POS 1
#define IRL2_PRIORITY 7
#define IRL3_IRQ 11
#define IRL3_IPR_POS 0
#define IRL3_PRIORITY 4
void heartbeat_sh03(void);

12
include/asm-sh/snapgear.h
View file

@ -19,20 +19,16 @@
* is the interrupt :-)
*/
#define IRL0_IRQ 2
#define IRL0_IPR_POS 3
#define IRL0_IRQ 2
#define IRL0_PRIORITY 13
#define IRL1_IRQ 5
#define IRL1_IPR_POS 2
#define IRL1_IRQ 5
#define IRL1_PRIORITY 10
#define IRL2_IRQ 8
#define IRL2_IPR_POS 1
#define IRL2_IRQ 8
#define IRL2_PRIORITY 7
#define IRL3_IRQ 11
#define IRL3_IPR_POS 0
#define IRL3_IRQ 11
#define IRL3_PRIORITY 4
#endif