A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-07 20:33:58 -04:00
Code Issues Projects Releases Packages Wiki Activity

clk: qcom: clk-alpha-pll: Add support to print PLL SSC registers

Browse source 
Add support to print PLL SSC registers.

Change-Id: Id2f6c19f4a768b3f30370a1b6a573d2b41d1daa9
Signed-off-by: Vivek Aknurwar <viveka@codeaurora.org>
This commit is contained in:
Vivek Aknurwar 2020-06-02 16:49:37 -07:00
commit da558fdefd
2 changed files with 19 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

15
drivers/clk/qcom/clk-alpha-pll.c
View file

@ -136,6 +136,9 @@ const u8 clk_alpha_pll_regs[][PLL_OFF_MAX_REGS] = {
[PLL_OFF_STATUS] = 0x30,
[PLL_OFF_OPMODE] = 0x38,
[PLL_OFF_ALPHA_VAL] = 0x40,
[PLL_OFF_SSC_DELTA_ALPHA] = 0x48,
[PLL_OFF_SSC_NUM_STEPS] = 0x4C,
[PLL_OFF_SSC_UPDATE_RATE] = 0x50,
},
[CLK_ALPHA_PLL_TYPE_ZONDA] = {
[PLL_OFF_L_VAL] = 0x04,
@ -148,6 +151,8 @@ const u8 clk_alpha_pll_regs[][PLL_OFF_MAX_REGS] = {
[PLL_OFF_TEST_CTL_U] = 0x20,
[PLL_OFF_TEST_CTL_U1] = 0x24,
[PLL_OFF_OPMODE] = 0x28,
[PLL_OFF_SSC_DELTA_ALPHA] = 0x2C,
[PLL_OFF_SSC_UPDATE_RATE] = 0x30,
[PLL_OFF_STATUS] = 0x38,
},
[CLK_ALPHA_PLL_TYPE_LUCID_5LPE] = {
@ -165,6 +170,9 @@ const u8 clk_alpha_pll_regs[][PLL_OFF_MAX_REGS] = {
[PLL_OFF_STATUS] = 0x30,
[PLL_OFF_OPMODE] = 0x38,
[PLL_OFF_ALPHA_VAL] = 0x40,
[PLL_OFF_SSC_DELTA_ALPHA] = 0x48,
[PLL_OFF_SSC_NUM_STEPS] = 0x4C,
[PLL_OFF_SSC_UPDATE_RATE] = 0x50,
},
[CLK_ALPHA_PLL_TYPE_ZONDA_5LPE] = {
[PLL_OFF_L_VAL] = 0x04,
@ -177,6 +185,8 @@ const u8 clk_alpha_pll_regs[][PLL_OFF_MAX_REGS] = {
[PLL_OFF_TEST_CTL_U] = 0x20,
[PLL_OFF_TEST_CTL_U1] = 0x24,
[PLL_OFF_OPMODE] = 0x28,
[PLL_OFF_SSC_DELTA_ALPHA] = 0x2C,
[PLL_OFF_SSC_UPDATE_RATE] = 0x30,
[PLL_OFF_STATUS] = 0x38,
},
[CLK_ALPHA_PLL_TYPE_REGERA] = {
@ -1800,6 +1810,8 @@ static void clk_alpha_pll_zonda_list_registers(struct seq_file *f,
{"PLL_TEST_CTL_U1", PLL_OFF_TEST_CTL_U1},
{"PLL_OPMODE", PLL_OFF_OPMODE},
{"PLL_STATUS", PLL_OFF_STATUS},
{"PLL_SSC_DELTA_ALPHA", PLL_OFF_SSC_DELTA_ALPHA},
{"PLL_SSC_UPDATE_RATE", PLL_OFF_SSC_UPDATE_RATE},
};
static struct clk_register_data data1[] = {
@ -3067,6 +3079,9 @@ static void lucid_pll_list_registers(struct seq_file *f,
{"PLL_STATUS", PLL_OFF_STATUS},
{"PLL_OPMODE", PLL_OFF_OPMODE},
{"PLL_ALPHA_VAL", PLL_OFF_ALPHA_VAL},
{"PLL_SSC_DELTA_ALPHA", PLL_OFF_SSC_DELTA_ALPHA},
{"PLL_SSC_NUM_STEPS", PLL_OFF_SSC_NUM_STEPS},
{"PLL_SSC_UPDATE_RATE", PLL_OFF_SSC_UPDATE_RATE},
};
static struct clk_register_data data1[] = {

5
drivers/clk/qcom/clk-alpha-pll.h
View file

@ -1,6 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/*
* Copyright (c) 2015-2016, 2018-2019, The Linux Foundation.
* Copyright (c) 2015-2016, 2018-2020 The Linux Foundation.
* All rights reserved.
*/
@ -46,6 +46,9 @@ enum {
PLL_OFF_OPMODE,
PLL_OFF_FRAC,
PLL_OFF_CAL_VAL,
PLL_OFF_SSC_DELTA_ALPHA,
PLL_OFF_SSC_NUM_STEPS,
PLL_OFF_SSC_UPDATE_RATE,
PLL_OFF_MAX_REGS
};