A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-13 16:16:15 -04:00
Code Issues Projects Releases Packages Wiki Activity

Merge "dt-bindings: devfreq: add support for L3 BW voting in devfreq_icc"

Browse source
This commit is contained in:
qctecmdr 2020-05-30 04:42:13 -07:00 • committed by Gerrit - the friendly Code Review server
commit decdf82bfe
1 changed files with 9 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

12
bindings/devfreq/devfreq_icc.txt
View file

@ -8,6 +8,7 @@ CPU, GPU) master port(s) to the slave (Eg: DDR) port(s).
Required properties:
- compatible: Must be "qcom,devfreq-icc" or "qcom,devfreq-icc-ddr"
or "qcom,devfreq-icc-llcc" or "qcom,devfreq-icc-l3"
or "qcom,devfreq-icc-l3bw"
- interconnects: Pairs of phandles and interconnect provider specificers
to denote the edge source and destination ports of the
desired interconnect path.
@ -16,12 +17,17 @@ Required properties:
requested from the device master port to the slave port.
The list of values depend on the supported bus/slave
frequencies and the bus width. Required for all devices
except those compatible with "qcom,devfreq-icc-l3".
except those compatible with "qcom,devfreq-icc-l3" or
"qcom,devfreq-icc-l3bw".
- reg: Physical base address and region size of the memory
mapped registers containing the device's frequency
table. Required for "qcom,devfreq-icc-l3" devices.
table. Required for "qcom,devfreq-icc-l3" and
"qcom,devfreq-icc-l3bw" devices.
- reg-names: Name used for the above registers. Expected name is
"ftbl-base". Required for "qcom,devfreq-icc-l3" devices.
"ftbl-base". Required for "qcom,devfreq-icc-l3"
and "qcom,devfreq-icc-l3bw" devices.
- qcom,bus-width: Bus width of the interconnect path. Only required for
"qcom,devfreq-icc-l3bw" devices.
Optional properties:
- qcom,active-only: Indicates that the bandwidth votes need to be
enforced only when the CPU subsystem is active.