mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-12 07:37:31 -04:00
ARM: dts: msm: add pci DT nodes for PCIe switch for sdxlemur CPE
If there is a switch connected to PCIe root complex, the devicetree hierarchy needs to correctly reflect the physical connection. Add pci DT nodes for each switch device such as switch upstream and downstream ports for sdxlemur CPE. Change-Id: I04ddd33adc67f0ec689d014cd00ed5fa26d02a89
This commit is contained in:
parent
ada56f0d98
commit
dff71b3b8c
1 changed files with 25 additions and 0 deletions
|
|
@ -16,3 +16,28 @@
|
|||
<0x500 &apps_smmu 0x020C 0x1>,
|
||||
<0x501 &apps_smmu 0x020E 0x1>;
|
||||
};
|
||||
|
||||
&pcie0_rp {
|
||||
#address-cells = <5>;
|
||||
#size-cells = <0>;
|
||||
|
||||
/* BDF 1.0.0 */
|
||||
pcie0_bus1_dev0_fn0: pcie0_bus1_dev0_fn0 {
|
||||
reg = <0 0 0 0 0>;
|
||||
|
||||
/* BDF 2.1.0 */
|
||||
pcie0_bus2_dev1_fn0: pcie0_bus2_dev1_fn0 {
|
||||
reg = <0x800 0x0 0x0 0x0 0x0>;
|
||||
};
|
||||
|
||||
/* BDF 2.2.0 */
|
||||
pcie0_bus2_dev2_fn0: pcie0_bus2_dev2_fn0 {
|
||||
reg = <0x1000 0x0 0x0 0x0 0x0>;
|
||||
};
|
||||
|
||||
/* BDF 2.3.0 */
|
||||
pcie0_bus2_dev3_fn0: pcie0_bus2_dev3_fn0 {
|
||||
reg = <0x1800 0x0 0x0 0x0 0x0>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
|||
Loading…
Reference in a new issue