A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-15 01:01:56 -04:00
Code Issues Projects Releases Packages Wiki Activity

fw_api: CL 13359505 - update fw common interface files

Browse source 
CRs-Fixed: 2262693
Change-Id: I8d3fe063a5521228e2b977eb112936956470d064
This commit is contained in:
Pragaspathi Thilagaraj 2021-04-01 13:25:22 +05:30
commit e560c8b555
1 changed files with 18 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

18
fw/wlan_defs.h
View file

@ -351,6 +351,15 @@ enum {
REGDMN_MODE_11AXA_HE80_BIT = 38, /* 5Ghz, HE80 */
REGDMN_MODE_11AXA_HE160_BIT = 39, /* 5Ghz, HE160 */
REGDMN_MODE_11AXA_HE80_80_BIT = 40, /* 5Ghz, HE80+80 */
REGDMN_MODE_11BEG_EHT20_BIT = 41, /* 2Ghz, EHT20 */
REGDMN_MODE_11BEA_EHT20_BIT = 42, /* 5Ghz, EHT20 */
REGDMN_MODE_11BEG_EHT40PLUS_BIT = 43, /* 2Ghz, EHT40+ */
REGDMN_MODE_11BEG_EHT40MINUS_BIT = 44, /* 2Ghz, EHT40- */
REGDMN_MODE_11BEA_EHT40PLUS_BIT = 45, /* 5Ghz, EHT40+ */
REGDMN_MODE_11BEA_EHT40MINUS_BIT = 46, /* 5Ghz, EHT40- */
REGDMN_MODE_11BEA_EHT80_BIT = 47, /* 5Ghz, EHT80 */
REGDMN_MODE_11BEA_EHT160_BIT = 48, /* 5Ghz, EHT160 */
REGDMN_MODE_11BEA_EHT320_BIT = 49, /* 5Ghz, EHT320 */
};
enum {
@ -393,6 +402,15 @@ enum {
REGDMN_MODE_U32_11AXA_HE80 = 1 << (REGDMN_MODE_11AXA_HE80_BIT - 32),
REGDMN_MODE_U32_11AXA_HE160 = 1 << (REGDMN_MODE_11AXA_HE160_BIT - 32),
REGDMN_MODE_U32_11AXA_HE80_80 = 1 << (REGDMN_MODE_11AXA_HE80_80_BIT - 32),
REGDMN_MODE_U32_11BEG_EHT20 = 1 << (REGDMN_MODE_11BEG_EHT20_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT20 = 1 << (REGDMN_MODE_11BEA_EHT20_BIT - 32),
REGDMN_MODE_U32_11BEG_EHT40PLUS = 1 << (REGDMN_MODE_11BEG_EHT40PLUS_BIT - 32),
REGDMN_MODE_U32_11BEG_EHT40MINUS = 1 << (REGDMN_MODE_11BEG_EHT40MINUS_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT40PLUS = 1 << (REGDMN_MODE_11BEA_EHT40PLUS_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT40MINUS = 1 << (REGDMN_MODE_11BEA_EHT40MINUS_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT80 = 1 << (REGDMN_MODE_11BEA_EHT80_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT160 = 1 << (REGDMN_MODE_11BEA_EHT160_BIT - 32),
REGDMN_MODE_U32_11BEA_EHT320 = 1 << (REGDMN_MODE_11BEA_EHT320_BIT - 32),
};
#define REGDMN_MODE_ALL (0xFFFFFFFF) /* REGDMN_MODE_ALL is defined out of the enum