A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-25 06:03:36 -04:00
Code Issues Projects Releases Packages Wiki Activity

msm: kgsl: Update a660 CP indexed register ranges

Browse source 
A660 indexed register ranges have changed, so update snapshot
to dump the new ranges. It is safe to dump the entire range
across all a6x tiers. Also add the easier work around for
dumping mvc registers via mempool indexed registers.

Change-Id: I2491c35a43e6467240bab380136dc1a14f16cb27
Signed-off-by: Harshdeep Dhatt <hdhatt@codeaurora.org>
This commit is contained in:
Harshdeep Dhatt 2020-01-09 17:51:58 -07:00
commit e688535a2f
1 changed files with 24 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

32
drivers/gpu/msm/adreno_a6xx_snapshot.c
View file

@ -1,6 +1,6 @@
// SPDX-License-Identifier: GPL-2.0-only
/*
* Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
* Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
*/
#include "adreno.h"
@ -805,6 +805,22 @@ static void a6xx_snapshot_shader(struct kgsl_device *device,
}
}
static void a650_snapshot_mempool(struct kgsl_device *device,
struct kgsl_snapshot *snapshot)
{
u32 val;
/* set CP_CHICKEN_DBG[StabilizeMVC] to stabilize it while dumping */
kgsl_regread(device, A6XX_CP_CHICKEN_DBG, &val);
kgsl_regwrite(device, A6XX_CP_CHICKEN_DBG, val | BIT(2));
kgsl_snapshot_indexed_registers(device, snapshot,
A6XX_CP_MEM_POOL_DBG_ADDR, A6XX_CP_MEM_POOL_DBG_DATA,
0, 0x2100);
kgsl_regwrite(device, A6XX_CP_CHICKEN_DBG, val);
}
static void a6xx_snapshot_mempool(struct kgsl_device *device,
struct kgsl_snapshot *snapshot)
{
@ -817,7 +833,7 @@ static void a6xx_snapshot_mempool(struct kgsl_device *device,
kgsl_snapshot_indexed_registers(device, snapshot,
A6XX_CP_MEM_POOL_DBG_ADDR, A6XX_CP_MEM_POOL_DBG_DATA,
0, 0x2060);
0, 0x2100);
/*
* Data at offset 0x2000 in the mempool section is the mempool size.
@ -1765,7 +1781,7 @@ void a6xx_snapshot(struct adreno_device *adreno_dev,
struct adreno_gpudev *gpudev = ADRENO_GPU_DEVICE(adreno_dev);
struct adreno_ringbuffer *rb;
bool sptprac_on;
unsigned int i, roq_size, ucode_dbg_size;
unsigned int i, roq_size;
/* GMU TCM data dumped through AHB */
gmu_core_dev_snapshot(device, snapshot);
@ -1846,13 +1862,10 @@ void a6xx_snapshot(struct adreno_device *adreno_dev,
A6XX_CP_DRAW_STATE_ADDR, A6XX_CP_DRAW_STATE_DATA,
0, 0x100);
ucode_dbg_size = adreno_is_a650_family(adreno_dev)
? 0x7000 : 0x6000;
/* SQE_UCODE Cache */
kgsl_snapshot_indexed_registers(device, snapshot,
A6XX_CP_SQE_UCODE_DBG_ADDR, A6XX_CP_SQE_UCODE_DBG_DATA,
0, ucode_dbg_size);
0, 0x8000);
/*
* CP ROQ dump units is 4dwords. The number of units is stored
@ -1869,7 +1882,10 @@ void a6xx_snapshot(struct adreno_device *adreno_dev,
snapshot, a6xx_snapshot_sqe, NULL);
/* Mempool debug data */
a6xx_snapshot_mempool(device, snapshot);
if (adreno_is_a650_family(adreno_dev))
a650_snapshot_mempool(device, snapshot);
else
a6xx_snapshot_mempool(device, snapshot);
if (sptprac_on) {
/* Shader memory */