A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-15 01:01:56 -04:00
Code Issues Projects Releases Packages Wiki Activity

qcacmn: Reduce number of pci A_TARGET_READ/WRITE definitions

Browse source 
Simplify the configuration space.

Change-Id: Id2d1398ea5de77cd39a8ac8db711aae317c6e5d3
CRs-Fixed: 986480
This commit is contained in:
Houston Hoffman 2016-03-14 21:11:51 -07:00 • committed by Vishwajith Upendra
commit eadcb4a234
1 changed files with 3 additions and 9 deletions
Download patch file Download diff file Expand all files Collapse all files

12
hif/src/pcie/hif_io32_pci.h
View file

@ -105,13 +105,6 @@
do {struct hif_softc *unused = scn; \
unused = unused; } while (0)
#define A_TARGET_READ(scn, offset) \
hif_read32_mb(scn->mem + (offset))
void war_pci_write32(char *addr, u32 offset, u32 value);
#define A_TARGET_WRITE(scn, offset, value) \
war_pci_write32(scn->mem, (offset), (value))
#define A_TARGET_ACCESS_BEGIN_RET(scn) \
do {struct hif_softc *unused = scn; \
unused = unused; } while (0)
@ -138,7 +131,6 @@ void war_pci_write32(char *addr, u32 offset, u32 value);
#else /* CONFIG_ATH_PCIE_MAX_PERF */
void war_pci_write32(char *addr, u32 offset, u32 value);
#define A_TARGET_ACCESS_BEGIN_RET_EXT(scn, val) \
do { \
@ -217,6 +209,7 @@ do { \
unused = unused; \
} while (0)
#endif /* CONFIG_ATH_PCIE_ACCESS_LIKELY */
#endif /* CONFIG_ATH_PCIE_MAX_PERF */
#ifdef CONFIG_ATH_PCIE_ACCESS_DEBUG
extern uint32_t hif_target_read_checked(struct hif_softc *scn,
@ -228,12 +221,13 @@ extern void hif_target_write_checked(struct hif_softc *scn, uint32_t offset,
#define A_TARGET_WRITE(scn, offset, value) \
hif_target_write_checked(scn, (offset), (value))
#else /* CONFIG_ATH_PCIE_ACCESS_DEBUG */
void war_pci_write32(char *addr, u32 offset, u32 value);
#define A_TARGET_READ(scn, offset) \
hif_read32_mb(scn->mem + (offset))
#define A_TARGET_WRITE(scn, offset, value) \
war_pci_write32(scn->mem, (offset), (value))
#endif
#endif /* CONFIG_ATH_PCIE_MAX_PERF */
irqreturn_t hif_fw_interrupt_handler(int irq, void *arg);