A-Team_Digital_Solutions/android_kernel_motorola_sm6375
Watch
2
0
Fork
You've already forked android_kernel_motorola_sm6375
 0
mirror of https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git synced 2026-10-13 16:16:15 -04:00
Code Issues Projects Releases Packages Wiki Activity

iommu/arm-smmu: report BID, PID and MID of client on context fault

Browse source 
Aid debugging by reporting the BID, PID and MID of a transaction during a
context fault, in order to identify the master that initiated the fautling
transaction.

Change-Id: I2bed2b472a754f13bf85e3b576f0bf079d9d5541
Signed-off-by: Chris Goldsworthy <cgoldswo@codeaurora.org>
This commit is contained in:
Chris Goldsworthy 2019-10-17 18:45:17 -07:00
commit f60812099e
2 changed files with 14 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

11
drivers/iommu/arm-smmu.c
View file

@ -1354,6 +1354,11 @@ static irqreturn_t arm_smmu_context_fault(int irq, void *dev)
dev_dbg(smmu->dev,
"Context fault handled by client: iova=0x%08lx, cb=%d, fsr=0x%x, fsynr0=0x%x, fsynr1=0x%x\n",
iova, cfg->cbndx, fsr, fsynr0, fsynr1);
dev_dbg(smmu->dev,
"Client info: BID=0x%x, PID=0x%x, MID=0x%x\n",
FIELD_GET(FSYNR1_BID, fsynr1),
FIELD_GET(FSYNR1_PID, fsynr1),
FIELD_GET(FSYNR1_MID, fsynr1));
dev_dbg(smmu->dev,
"soft iova-to-phys=%pa\n", &phys_soft);
ret = IRQ_HANDLED;
@ -1367,7 +1372,11 @@ static irqreturn_t arm_smmu_context_fault(int irq, void *dev)
dev_err(smmu->dev,
"Unhandled context fault: iova=0x%08lx, cb=%d, fsr=0x%x, fsynr0=0x%x, fsynr1=0x%x\n",
iova, cfg->cbndx, fsr, fsynr0, fsynr1);
dev_err(smmu->dev,
"Client info: BID=0x%x, PID=0x%x, MID=0x%x\n",
FIELD_GET(FSYNR1_BID, fsynr1),
FIELD_GET(FSYNR1_PID, fsynr1),
FIELD_GET(FSYNR1_MID, fsynr1));
dev_err(smmu->dev,
"soft iova-to-phys=%pa\n", &phys_soft);

4
drivers/iommu/arm-smmu.h
View file

@ -211,6 +211,10 @@ enum arm_smmu_cbar_type {
#define FSYNR0_WNR BIT(4)
#define ARM_SMMU_CB_FSYNR1 0x6c
#define FSYNR1_BID GENMASK(15, 13)
#define FSYNR1_PID GENMASK(12, 8)
#define FSYNR1_MID GENMASK(7, 0)
#define ARM_SMMU_CB_S1_TLBIVA 0x600
#define ARM_SMMU_CB_S1_TLBIASID 0x610
#define ARM_SMMU_CB_S1_TLBIALL 0x618