mirror of
https://github.com/BobTheBlinker/android_kernel_motorola_sm6375.git
synced 2026-10-25 22:23:14 -04:00
87c8a2379a
Add initial device tree for SA2150P target. Change-Id: I107ed97c75f15c91e94a470182d4ec749abce7a8
114 lines
2.1 KiB
Devicetree
114 lines
2.1 KiB
Devicetree
/ {
|
|
psci {
|
|
compatible = "arm,psci-1.0";
|
|
method = "smc";
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cpu-map {
|
|
cluster0 {
|
|
core0 {
|
|
cpu = <&CPU0>;
|
|
};
|
|
|
|
core1 {
|
|
cpu = <&CPU1>;
|
|
};
|
|
|
|
core2 {
|
|
cpu = <&CPU2>;
|
|
};
|
|
|
|
core3 {
|
|
cpu = <&CPU3>;
|
|
};
|
|
};
|
|
};
|
|
|
|
CPU0: cpu@100 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x100>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
next-level-cache = <&L2_1>;
|
|
#cooling-cells = <2>;
|
|
L2_1: l2-cache {
|
|
compatible = "arm,arch-cache";
|
|
cache-level = <2>;
|
|
/* A53 L2 dump not supported */
|
|
qcom,dump-size = <0x0>;
|
|
};
|
|
|
|
L1_I_100: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x8800>;
|
|
};
|
|
|
|
L1_D_100: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x9000>;
|
|
};
|
|
};
|
|
|
|
CPU1: cpu@101 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x101>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
next-level-cache = <&L2_1>;
|
|
#cooling-cells = <2>;
|
|
L1_I_101: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x8800>;
|
|
};
|
|
|
|
L1_D_101: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x9000>;
|
|
};
|
|
};
|
|
|
|
CPU2: cpu@102 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x102>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
next-level-cache = <&L2_1>;
|
|
#cooling-cells = <2>;
|
|
L1_I_102: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x8800>;
|
|
};
|
|
|
|
L1_D_102: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x9000>;
|
|
};
|
|
};
|
|
|
|
CPU3: cpu@103 {
|
|
device_type = "cpu";
|
|
compatible = "arm,cortex-a53";
|
|
reg = <0x103>;
|
|
enable-method = "psci";
|
|
capacity-dmips-mhz = <1024>;
|
|
next-level-cache = <&L2_1>;
|
|
#cooling-cells = <2>;
|
|
L1_I_103: l1-icache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x8800>;
|
|
};
|
|
|
|
L1_D_103: l1-dcache {
|
|
compatible = "arm,arch-cache";
|
|
qcom,dump-size = <0x9000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
};
|